# MEMORY cmos

## 2 × 512 K × 16 BITS SYNCHRONOUS DYNAMIC RAM

MB811171622A-125/-100/-84/-67

## CMOS 2-BANK 524,288-WORD $\times$ 16 BITS Synchronous Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Fujitsu MB811171622A is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 16,777,216 memory cells accessible in an 16-bit format. The MB811171622A features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The MB811171622A SDRAM is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints, and may improve data bandwidth of memory as much as 5 times more than a standard DRAM.

The MB811171622A is ideally suited for workstations, personal computers, laser printers, high resolution graphic adapters accelerators and other applications where an extremely large memory and bandwidth are required and where a simple interface is needed.

### **■ PRODUCT LINE & FEATURES**

Parameter	MB811171622A							
Farameter	-125	-100	-84	-67				
Clock Frequency	125 MHz max.	100 MHz max.	84 MHz max.	67 MHz max.				
Burst Mode Cycle Time	8 ns min.	10 ns min.	12 ns min.	15 ns min.				
RAS Access Time	45 ns max.	54 ns max.	56 ns max.	60 ns max.				
CAS Access Time	21 ns max.	24 ns max.	26 ns max.	30 ns max.				
Access Time From Clock (CL = 3)	7.5 ns max.	8.5 ns max.	8.5 ns max.	9 ns max.				
Operating Current (Two banks active)	140 mA max.	130 mA max.	120 mA max.	110 mA max.				
Power Down Mode Current	2 mA max.							

- Single +3.3 V Supply +0.3 V tolerance
- LVTTL compatible I/O
- 2 K refresh cycles every 32.8 ms
- Dual bank operation
- Byte control by DQML/DQMU
- Burst read/write operation and burst read/ single write operation capability
- Programmable burst type, burst length, and CAS latency
- Auto-and Self-refresh (every 16 μs)
- CKE power down mode
- Output Enable and Input Data Mask


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage of Vcc Supply Relative to Vss	Vcc, Vccq	-0.5 to +4.6	V
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Short Circuit Output Current	Іоит	±50	mA
Power Dissipation	Po	1.3	W
Storage Temperature	Тѕтс	-55 to +125	°C

**WARNING:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### **■ PACKAGE**



### **Package and Ordering Information**

- 50-pin plastic (400 mil) TSOP-II, order as MB811171622A-xxxFN (2K Refresh)


### **■ PIN ASSIGNMENTS AND DESCRIPTIONS**



Pin Number	Symbol	Function
1, 7, 13, 25, 38, 44	Vcc, Vccq	Supply Voltage
2, 3, 5, 6, 8, 9, 11, 12, 39, 40, 42, 43, 45, 46, 48, 49	DQ <sub>0</sub> to DQ <sub>15</sub>	Data I/O
4, 10, 26, 41, 47, 50	Vss, Vssq *	Ground
37	DU	Don't use (leave open)
15	WE	Write Enable
16	CAS	Column Address Strobe
17	RAS	Row Address Strobe
18	CS	Chip Select
19	A <sub>11</sub> (BA)	Bank Select
20	AP	Auto Precharge Enable
20, 21, 22, 23, 24, 27, 28, 29, 30, 31, 32	A <sub>0</sub> to A <sub>10</sub>	Address Input  • Row: A <sub>0</sub> to A <sub>10</sub> • Column: A <sub>0</sub> to A <sub>7</sub>
33	DU	Don't use (leave open)
34	CKE	Clock Enable
35	CLK	Clock Input
14, 36	DQML, DQMU	Input Mask/Output Enable

<sup>\*:</sup> These pins are connected internally in the chip.

### **■ BLOCK DIAGRAM**



### **■ FUNCTION TRUTH TABLE** Note 1

### COMMAND TRUTH TABLE Notes 2, 3, and 4

Function	Notes	Symbol	CI	ΚE	CS	RAS	CAS	WE	<b>A</b> 11	<b>A</b> 10	Λο-Λο	A7-A0
i diletion	NOICS	Symbol	n-1	n		INAC	0710	VVL	(BA)	(AP)	A9-A8	A/-A0
Device Deselect	*5	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х
No Operation	*5	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х	Х
Burst Stop		BST	Н	Х	L	Н	Н	L	Х	Х	Х	Х
Read	*6	READ	Н	Х	L	Н	L	Н	V	L	Х	V
Read with Auto-precharge	*6	READA	Н	Х	L	Н	L	Н	V	Н	Х	V
Write	*6	WRIT	Н	Х	L	Н	L	L	V	L	Х	V
Write with Auto-precharge	*6	WRITA	Н	Х	L	Н	L	L	V	Н	Х	V
Bank Active (RAS)	*7	ACTV	Н	Х	L	L	Н	Н	V	V	V	V
Precharge Single Bank		PRE	Н	Х	L	L	Н	L	V	L	Х	Х
Precharge All Banks		PALL	Н	Х	L	L	Н	L	Х	Н	Х	Х
Mode Register Set	*8, 9	MRS	Н	Х	L	L	L	L	L	L	V	V

**Notes:** \*1. V = Valid, L = Logic Low, H = Logic High, X = either L or H.

- \*2. All commands assumes no CSUS command on previous rising edge of clock.
- \*3. All commands are assumed to be valid state transitions.
- \*4. All inputs are latched on the rising edge of clock.
- \*5. NOP and DESL commands have the same effect on the part.
- \*6. READ, READA, WRIT and WRITA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to STATE DIAGRAM.
- \*7. ACTV command should only be issued after corresponding bank has been precharged (PRE or PALL command).
- \*8. Required after power up.
- \*9. MRS command should only be issued after all banks have been precharged (PRE or PALL command), and DQ is in Hi-z. Refer to STATE DIAGRAM.

#### **DQM TRUTH TABLE**

Function	Command	CI	KE	DQML	DQMU	
Tunction	Command	n-1	n	DQIIIL	Damo	
Data Write/Output Enable for Lower Byte	ENBL L	Н	Х	L	Х	
Data Write/Output Enable for Upper Byte	ENBL U	Н	Х	Х	L	
Data Mask/Output Disable for Lower Byte	MASK L	Н	Х	Н	Х	
Data Mask/Output Disable for Upper Byte	ENBL U	Н	X	Х	Н	

### **CKE TRUTH TABLE**

Current	Function I	Notes	Symbol	CI	<b>KE</b>	CS	RAS	CAS	WE	<b>A</b> 11	<b>A</b> 10	<b>A</b> 9-0
State	i diletion i	<b>V</b> ULCS	Symbol	n-1	n	03	INAG	CAS	***	(BA)	(AP)	A9-0
Bank Active	Clock Suspend Mode Entry	/ *1	CSUS	Н	L	Х	Х	Х	Х	Х	Х	Х
Any (Except Idle)	Clock Suspend Continue	*1		L	L	Х	Х	Х	Х	Х	Х	Х
Clock Suspend	Clock Suspend Mode Exit			L	Н	Х	Х	Х	Х	Х	Х	Х
Idle	Auto-refresh Command	*2	REF	Н	Н	L	L	L	Н	Х	Х	Х
Idle	Self-refresh Entry	*2, 3	SELF	Н	L	L	L	L	Н	Х	Х	Х
Self Refresh	Self-refresh Exit	*4	SELFX	L	Н	L	Н	Н	Н	Х	Х	Х
Sell Reliesh	Sell-lellesti Exit	4	SELFA	L	Н	Н	Х	Х	Х	Х	Х	Χ
Idlo	Dower Down Entry	*3	PD	Н	L	L	Н	Н	Н	Х	Х	Х
Idle	Power Down Entry	3	PD	Н	L	Н	Х	Х	Х	Х	Х	Х
Dower Down	Power Down Exit			L	Н	L	Н	Н	Н	Х	Х	Х
Power Down	FOWEI DOWN EXIL			L	Н	Н	Х	Х	Х	Х	Х	Х

Notes: \*1. The CSUS command requires that at least one bank is active. Refer to STATE DIAGRAM.

- \*2. REF and SELF commands should only be issued after all banks have been precharged (PRE or PALL command). Refer to STATE DIAGRAM.
- \*3. SELF and PD commands should only be issued after the last read data have been appeared on DQ.
- \*4. CKE should be held High within tRC.

### **OPERATION COMMAND TABLE (Applicable to single bank)**

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Idle	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	Н	Н	BA, RA	ACTV	Bank Active after tRCD
	L	L	Н	L	BA, AP	PRE/PALL	NOP *6
	L	L	L	Н	Х	REF/SELF	Auto-refresh or Self-refresh *3
	L	L	L	L	MODE	MRS	Mode Register Set *3, 7 (Idle after IMRD)
Bank Active	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Begin Read: Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Begin Write; Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Precharge; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Read	Н	Х	х	Х	Х	DESL	NOP (Continue Burst to End → Bank Active)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End → Bank Active)
	L	Н	Н	L	Х	BST	Burst Stop → Bank Active
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; *4
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge; → Idle Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Write	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End → Bank Active)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End → Bank Active)
	L	Н	Н	L	Х	BST	Burst Stop → Bank Active
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, Start Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, New Write; Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF Illegal	
	L	L	L	L	MODE	MRS	Illegal

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Read with Auto- Precharge	Н	х	Х	Х	Х	DESL	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)
Frecharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal *2
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Write with Auto- Precharge	Н	х	Х	Х	Х	DESL	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)
rrecharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal *2
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

Current State	CS	RAS	CAS	WE	Addr	Command	Function	Notes
Precharge	Н	Х	Х	Х	Х	DESL	NOP (Idle after t <sub>RP</sub> )	
	L	Н	Н	Н	X NOP NO		NOP (Idle after trp)	
	L	Н	Н	L	Х	BST	Illegal	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	NOP (PALL may effect other bank)	*5
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Bank Activating	Н	Х	Х	Х	Х	DESL	NOP (Bank Active after tRCD)	
Activating	L	Н	Н	Н	Х	NOP	NOP (Bank Active after tRCD)	
	L	Н	Н	L	Х	BST	NOP (Bank Active after tRCD)	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

### (Continued)

Current State	<u>cs</u>	RAS	CAS	WE	Addr	Command	Function Notes
Refreshing	Н	Х	Х	Х	Х	DESL	NOP (Idle after t <sub>RC</sub> )
	L	Н	Н	Х	Х	NOP/BST	NOP (Idle after t <sub>RC</sub> )
	L	Н	L	Х	Х	READ/READA WRIT/WRITA	Illegal
	L	L	Н	Х	Х	ACTV/ PRE/PALL	Illegal
	L	L	L	Х	Х	REF/SELF MRS	Illegal
Mode Register	Н	Х	Х	Х	Х	DESL	NOP (Idle after I <sub>MRD</sub> )
Setting	L	Н	Н	Н	Х	NOP	NOP (Idle after I <sub>MRD</sub> )
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Х	Х	X	ACTV/PRE/ PALL/REF/ SELF/MRS	Illegal

### ABBREVIATIONS:

 $\begin{array}{ll} {\sf RA} = {\sf Row\ Address} & {\sf BA} = {\sf Bank\ Address} \\ {\sf CA} = {\sf Column\ Address} & {\sf AP} = {\sf Auto\ Precharge} \\ \end{array}$ 

### **COMMAND TRUTH TABLE FOR CKE**

Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Addr	Function Notes
Self- refresh	Н	Х	Х	Х	Х	Х	Х	Invalid
Tellesii	L	Н	Н	Х	Х	Х	Х	Exit Self-refresh (Self-refresh Recovery → Idle after t <sub>RC</sub> )
	L	Н	L	Н	Н	Н	Х	Exit Self-refresh (Self-refresh Recovery → Idle after t <sub>RC</sub> )
	L	Н	L	Н	Н	L	X	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	L	Х	Х	Х	Illegal
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-refresh)
Self- refresh	L	Х	Х	Х	Х	Х	Х	Invalid
Recovery	Н	Н	Н	Х	Х	Х	Х	Idel after tRC
	Н	Н	L	Н	Н	Н	Х	Idel after tRC
	Н	Н	L	Н	Н	L	Х	Illegal
	Н	Н	L	Н	L	X	Х	Illegal
	Н	Н	L	L	Х	Х	Х	Illegal
	Н	L	Х	Х	Х	Х	Х	Illegal

Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Addr	Function Notes
Power Down	Н	Х	Х	Х	Х	Х		Invalid
Down		Н	Н	Х	Х	Х	Х	Exit Power Down Mode → Idle
	L	П	L	Н	Н	Н	Х	Exit Fower Down Mode → Idie
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Power Down Mode)
	L	Н	L	L	Х	Х	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
Both Banks	Н	Н	Н	Х	Х	Х		Refer to the Operation Command Table.
Idle	Н	Н	L	Н	Х	Х		Refer to the Operation Command Table.
	Н	Н	L	L	Н	Х		Refer to the Operation Command Table.
	Н	Н	L	L	L	Н	Х	Auto-refresh
	Н	Н	L	L	L	L	MODE	Refer to the Operation Command Table.
	Н	L	Н	Х	Х	Х	Х	Power Down
	Н	L	L	Н	Н	Н	Х	Power Down
	Н	L	L	Н	Н	L	Х	Illegal
	Н	L	L	Н	L	Х		Illegal
	Н	L	L	L	Н	Х		Illegal
	Н	L	L	L	L	Н	Х	Self-refresh
	Н	L	L	L	L	L	SPECIAL MODE	Refer to the Operation Command Table.
	Н	L	L	L	L	L	MODE	Refer to the Operation Command Table.
	L	Х	Х	Х	Х	Х	Х	Invalid

Current State	CKE n-1	CKE n	<u>cs</u>	RAS	CAS	WE	Addr	Function Notes
Bank Active Bank	Н	Н	Х	Х	Х	Х	Х	Refer to the Operation Command Table.
Activating Read/Write	Н	L	Х	Х	Х	Х	Х	Begin Clock Suspend Next Cycle
	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend Next Cycle
	L	L	Х	Х	Х	Х	Х	Maintain Clock Suspend
Clock Suspend	Н	Х	Х	Х	Х	Х	Х	Invalid
Ouspend	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend Next Cycle
	L	L	Х	Х	Х	Х	Х	Maintain Clock Suspend
Any State Other Than	L	Х	Х	Х	Х	Х	Х	Invalid
Listed Above	Н	Н	Х	Х	Х	Х	Х	Refer to the Operation Command Table.
	Н	L	Х	Х	Х	Х	Х	Begin Clock Suspend Next Cycle

- Notes: 1. All entries assume the CKE was High during the proceeding clock cycle and the current clock cycle.
  - 2. Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.
  - 3. Illegal if any bank is not idle.
  - 4. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
  - 5. NOP to bank precharging or in idle state. May precharge bank spesified by BA (and AP).
  - 6. SELF command should only be issued after the last read data have been appeared on DQ.
  - 7. MRS command should only be issued on condition that all DQ are in Hi-Z.

### MINIMUM CLOCK LATENCY OR DELAY TIME FOR 1 BANK OPERATION

Second command (opposite bank)  First command	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF
MRS	Imrd	<b>I</b> MRD							Imrd	<b>I</b> MRD
ACTV			trcd	trcd	trcd	trcd	tras	<b>t</b> ras		
READ			1	1	*1 1	*1 <b>1</b>	1	1		
READA	BL +	BL +							BL +	BL +
WRIT			twR	twR	1	1	<b>t</b> RWL	<b>t</b> RWL		
WRITA	BL + trwl + trp	BL + t <sub>RWL</sub> + t <sub>RP</sub>							BL + trwL + trp	BL + t <sub>RWL</sub> + t <sub>RP</sub>
PRE	*3 <b>t</b> RP	*3 <b>t</b> RP							*3 <b>t</b> RP	*3 <b>t</b> RP
PALL	*3 <b>t</b> RP	*3 <b>t</b> RP							*3 <b>t</b> RP	*3 <b>t</b> RP
REF	<b>t</b> RC	<b>t</b> RC							<b>t</b> RC	<b>t</b> RC
SELF	tpde + trc	tPDE + trc							tpde + trc	tpde + trc

Notes: \*1. Assume no I/O conflict.

- \*2. If  $t_{RP} \le t_{CK}$ , minimum latency is a sum of BL + CL.
- \*3. Assume output is in High-Z state.

Illegal Command
illegal Command


### MINIMUM CLOCK LATENCY OR DELAY TIME FOR 2 BANK OPERATION

Second command (opposite bank)  First command	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF
MRS	<b>I</b> MRD	Imrd							Imrd	Imrd
ACTV		*1 <b>t</b> RRD	*2 1	*2 1	*2 1	*2 1	*7 1	<b>t</b> ras		
READ		1	1	1	*2 *3 1	*2 *3 1	*7 1	<b>t</b> ras		
READA		*1 1					1		*1 *4 BL + t <sub>RP</sub>	*1 *4 BL + t <sub>RP</sub>
WRIT		*1 1	*2 1	*2 1	*2 1	*2 1	*7 1	<b>t</b> ras		
WRITA		*1 1					1		BL + 1 + t <sub>RP</sub>	BL + 1 + t <sub>RP</sub>
PRE	*1 <b>t</b> RP	*1 1	*2 1	*2 1	*2 1	*2 1	1	<b>t</b> ras	*1 <b>t</b> RP	*1 <b>t</b> RP
PALL *5	<b>t</b> RP	*1 <b>t</b> RP					1	1	*1 *6 <b>t</b> RP	*1 *6 <b>t</b> RP
REF	<b>t</b> RC	<b>t</b> RC							trc	trc
SELF	<b>t</b> rc	<b>t</b> rc							trc	trc

**Notes:** \*1. Assume opposite bank is in idle state.

- \*2. Assume opposite bank is in active state.
- \*3. Assume no I/O conflict.
- \*4. If  $t_{RP} \le t_{CK}$ , minimum latency is a sum of BL + CL.
- \*5. Assume PALL command dose not affect any operation on opposite bank.
- \*6. Assume Output is in High-Z sate.
- \*7. Assume tras of opposite bank is satisfied.





#### **■ FUNCTIONAL DESCRIPTION**

#### **SDRAM BASIC FUNCTION**

Three major differences between this SDRAM and conventional DRAMs are: synchronized operation, burst mode, and mode register.

The **synchronized operation** is the fundamental difference. An SDRAM uses a clock input for the synchronization, where the DRAM is basically asynchronous memory although it has been using two clocks,  $\overline{RAS}$  and  $\overline{CAS}$ . Each operation of DRAM is determined by their timing phase difference while each operation of SDRAM is determined by commands and all operations are referenced to a positive clock edge. Fig 3 show the basic timing diagram differences between SDRAMs and DRAMs.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column addresses for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode register** is to justify the SDRAM operation and function into desired system conditions. MODE REGISTER TABLE shows how SDRAM can be configured for system requirement by mode register programming.

### **CLOCK (CLK) and CLOCK ENABLE (CKE)**

All input and output signals of SDRAM use register type buffers. A CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a positive edge of CLK. All outputs are validated by the CLK. CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the power Down mode (standby) is entered with CKE = Low and this will make extremely low standby current.

### CHIP SELECT (CS)

 $\overline{\text{CS}}$  enables all commands inputs,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WE}}$ , and address input. When  $\overline{\text{CS}}$  is High, command signals are negated but internal operation such as burst cycle will not be suspended. If such a control isn't needed,  $\overline{\text{CS}}$  can be tied to ground level.

### **COMMAND INPUT (RAS, CAS and WE)**

Unlike a conventional DRAM,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  do not directly imply SDRAM operation, such as Row address strobe by  $\overline{RAS}$ . Instead, each combination of  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  input in conjunction with  $\overline{CS}$  input at a rising edge of the CLK determines SDRAM operation. Refer to FUNCTION TRUTH TABLE in page 5.

#### ADDRESS INPUT (Ao to A10)

Address input selects an arbitrary location of a total of 524,288 words of each memory cell matrix. A total of nineteen address input signals are required to decode such a matrix. SDRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), eleven Row addresses are initially latched and the remainder of eight Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or Write command (WRIT or WRITA).

#### BANK SELECT (A11)

This SDRAM has two banks and each bank is organized as 512K words by 16-bit.

Bank selection by A<sub>11</sub> occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

### DATA INPUT AND OUTPUT (DQ<sub>0</sub> to DQ<sub>15</sub>)

Input data is latched and written into memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

trac; from the bank active command when tred (min) is satisfied. (This parameter is reference only.)

tcac; from the read command when tred is greater than tred (min).

tac ; from the clock edge after trac and tcac.

The polarity of the output data is identical to that of the input. Data is valid between access time (determined by the three conditions above) and the next positive clock edge (toh).

### DATA I/O MASK (DQML/DQMU)

DQML and DQMU are active high enable inputs and have an output disable and input mask function. During burst cycle and when DQML/DQMU = High is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type.

DQML controls lower byte (DQ<sub>0</sub> to DQ<sub>7</sub>) and DQMU (DQ<sub>8</sub> to DQ<sub>15</sub>) controls upper byte.

#### **BURST MODE OPERATION AND BURST TYPE**

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatic strobing column address. Access time and cycle time of Burst mode is specified as tac and tok, respectively. The internal column address counter operation is determined by a mode register which defines burst type and burst count length of 1,2, 4 or 8 bits of boundary. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required:

Current Stage	Next Stage	M	ethod (Assert the following command)
Burst Read	Burst Read	Read Comma	nd
Burst Read	Burst Write	1st Step	Mask Command (Normally 3 clock cycles)
Burst Read	Buist write	2nd Step	Write Command after lowd
Burst Write	Burst Write	Write Commar	nd
Burst Write	Burst Read	Read Comma	nd
Burst Read	Precharge	Precharge Co	mmand
Burst Write	Precharge	Precharge Co	mmand

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns+1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address(= 0). The interleave mode is a scrambled decoding scheme for  $A_0$  and  $A_2$ . If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

### **BURST MODE OPERATION AND BURST TYPE (Continued)**

When the full burst operation is executed at single write mode, Auto-precharge command is valid only at write operation.

The burst type can be selected either sequential or interleave mode. But only the sequential mode is usable to the full column burst.

The sequential mode is an incremental decoding scheme within a boundary address to be determined by burst length, it assigns+1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address(=0).

Burst Length	Starting Column Address A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	Sequential Mode	Interleave
2	X X 0	0 – 1	0 – 1
	X X 1	1 – 0	1 – 0
	X 0 0	0-1-2-3	0-1-2-3
4	X 0 1	1-2-3-0	1-0-3-2
4	X 1 0	2-3-0-1	2-3-0-1
	X 1 1	3-0-1-2	3-2-1-0
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
°	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

#### FULL COLUMN BURST AND BURST STOP COMMAND (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode is repeatedly access to the same column. If burst mode reaches end of column address, then it wraps round to first column address (=0) and continues to count until interrupted by the news read (READ)/write (WRIT/BWRIT), precharge (PRE), or burst stop (BST) command. The selection of auto-precharge option is illegal during the full column burst operation except write command at BURST READ & SINGLE WRITE mode.

The BST command is applicable to terminated the burst operation. If the BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When read mode is interrupted by BST command, the output will be in High-Z.

For the detail rule, please refer to Timing Diagram-8.

When write mode is interrupted by BST command, the data to be applied at the same time with BST command will be ignored.

#### **BURST READ & SINGLE WRITE**

The burst read and single write mode provides single word write operation regardless of its burst length. In this mode, burst read operation does not be affected by this mode.

### PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

SDRAM memory core is the same as conventional DRAMs', requiring precharge and refresh operations. Precharge rewrites the bit line and to reset the internal Row address line and is executed by the Precharge command (PRE). With the Precharge command, SDRAM will automatically be in standby state after precharge time (trp).

The precharged bank is selected by combination of AP and  $A_{11}$  when Precharge command is asserted. If AP = High, both banks are precharged regardless of  $A_{11}$  (PALL). If AP = Low, a bank to be selected by  $A_{11}$  is precharged (PRE).

The auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion.

This auto precharge is entered by AP = High when a read or write command is asserted. Refer to FUNCTION TABLE.

### **AUTO-REFRESH (REF)**

Auto-refresh uses the internal refresh address counter. The SDRAM Auto-refresh command (REF) generates Precharge command internally. All banks of SDRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 16  $\mu s$  or a total 2,048 refresh commands within a 32.8 ms period.

### **SELF-REFRESH ENTRY (SELF)**

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.

The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once SDRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a High-Z state. During a self-refresh mode, CKE = Low should be maintained. SELF Command should only be issued after last read data has been appeared on DQ.

### **SELF-REFRESH EXIT (SELFX)**

To exit self-refresh mode, apply minimum tPDE after CKE brought high, and then the NOP command (NOP) or the Deselect command (DESL) should be asserted within one tRC period. CKE should be held High within one tRC period after tPDE. Refer to Timing Diagram for the detail.

It is recommended to assert an Auto-refresh command just after the tRC period to avoid the violation of refresh period.

#### **MODE REGISTER SET (MRS)**

The mode register of SDRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS latency, and Operation Code. Refer to MODE REGISTER TABLE in page 31.

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all DQ is in Hi-Z.

The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDRAM.


Refer to POWER-UP INITIALIZATION below.

#### POWER-UP INITIALIZATION

The SDRAM internal condition after power-up will be undefined. It is required to follow the following Power On Sequence to execute read or write operation.

- 1. Apply power and start clock. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP condition for a minimum of 200 µs.
- 3. Precharge all banks by Precharge (PRE) or Precharge All command (PALL).
- 4. Assert minimum of 8 Auto-refresh command (REF).
- 5. Program the mode register by Mode Register Set command (MRS).

In addition, it is recommended DQM and CKE to track Vcc to insure that output is High-Z state. The mode register set command (MRS) can be set before 8 Auto-refresh command (REF).



### **■** CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Address	C <sub>IN1</sub>	_	4	pF
Input Capacitance, Except for address	C <sub>IN2</sub>	_	4	pF
I/O Capacitance	C <sub>I/O</sub>	_	7	pF

## ■ RECOMMENDED OPERATING CONDITIONS (Referenced to Vss)

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage		Vcc, Vccq	3.0	3.3	3.6	V
Supply Voltage		Vss, Vssq	0	0	0	V
Input High Voltage	*1	VIH	2.0	_	Vcc + 0.5	V
Input Low Voltage	*2	VIL	-0.5	_	0.8	V
Ambient Temperature		TA	0	_	70	°C

**Notes:** \*1. Overshoot limit :  $V_{IH}$  (max) = TBD.

\*2. Undershoot limit:  $V_{\perp}$  (min) = -1.5 V with a pulsewidth  $\leq 5$  ns.

### **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Notes 1, 2

Doro	meter	Symbol	Condition	Va	lue	Unit
Para	meter	Symbol	Condition	Min.	Max.	Unit
Output High Voltage		Voh(DC)	lон = −2 mA	2.4	_	V
Output Low Voltage		Vol(DC)	loL = 2 mA	_	0.4	V
Input Leakage Curre	nt (any input)	lu	$0 \text{ V} \le V_{\text{IN}} \le V_{\text{CC}};$ All other pins not under test = $0 \text{ V}$	-10	10	μА
Output Leakage Current		ILO	0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ; Data out disabled	-10	10	μА
	MB811171622A-125		No Burst ;		90	
	MB811171622A-100		tck = min trc = min		85	
	MB811171622A-84	lcc1s	One bank active		80	⊢ mA
Operating Current	MB811171622A-67		0 V ≤ Vin ≤ Vcc		75	
(Average Power Supply Current)	MB811171622A-125		No Burst ;		140	
	MB811171622A-100	Icc1D	tck = min trc = min	_	130	mA
	MB811171622A-84	ICC1D	All banks active	_	120	IIIA
	MB811171622A-67		$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}}$		110	
Precharge Standby C		ICC2P	$CKE = V_{IL}$ All banks idle $t_{CK} = min$ Power down mode $0 \ V \le V_{IN} \le V_{CC}$	_	2	mA
(Power Supply Curre	nt)	ICC2N	$ \begin{array}{l} CKE = V_{IH} \\ All \ banks \ idle \\ tck = min \\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array} $	_	30	mA
Active Standby Curre	ent	Іссзр	$ \begin{array}{l} CKE = V_{IL} \\ Any \ bank \ active \\ tc\kappa = min \\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array} $	_	30	mA
(Power Supply Curre	nt)	Іссзи	$ \begin{array}{l} CKE = V_{IH} \\ Any \ bank \ active \\ tc_K = min \\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array} $	pank active — 50		mA
	MB811171622A-125				150	mA
Burst mode Current	MB811171622A-100	1.	tck = min	_	135	
(Average Power Supply Current)	MB811171622A-84	Icc4	0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		125	
, , ,	MB811171622A-67	1		_	115	

Doro	Parameter		Condition	Va	Unit	
Faia			Condition	Min.	Max.	Onne
Refresh Current #1 (Average Power Supply Current)	MB811171622A-125		Auto Defrech		120	
	MB811171622A-100		Auto-Refresh ; tck = min		110	mA
	MB811171622A-84	- ICC5	$t_{RC} = min$ $0 \ V \le V_{IN} \le V_{CC}$	_	100	
	MB811171622A-67		O V S VINS VCC		90	
Refresh Current #2 (Average Power Supply Current)		Icc6		_	2	mA

### **■** AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 2, 3, 4

Paramete	er Notes	Symbol		71622A 25		171622A 00	MB8111	171622A 34	MB811171622A -67		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Period	CAS Latency = 2	tck	12		15		17		20		ns
Clock Period	CAS Latency = 3	ton	8	_	10	_	12	_	15	_	ns
Clock High Tin	ne	<b>t</b> cH	3.5	_	4	_	4	_	4	_	ns
Clock Low Tim	ie	<b>t</b> cL	3.5	_	4	_	4	_	4	_	ns
Input Setup Time		<b>t</b> sı	3	_	3	_	3	_	3	_	ns
Input Hold Tim	ie	<b>t</b> HI	1	_	1	_	1	_	1	_	ns
Acess Time from Clock	CAS Latency = 2	- <b>t</b> ac	_	9		9		9		10	ns
(tcк = min) *5, 6	CAS Latency = 3			7.5	_	8.5		8.5		9	ns
Output in Low-	-Z *7	<b>t</b> LZ	2	_	3	_	3	_	3	_	ns
Output in High	-Z *7	<b>t</b> HZ	2	_	3	_	3	_	3	_	ns
Output Hold Ti	ime *7	<b>t</b> oн	2	_	3	_	3	_	3	_	ns
Time between Refresh		<b>t</b> REF	_	32.8	_	32.8	_	32.8	_	32.8	ms
Transition Time		t⊤	0.5	2	0.5	2	0.5	2	0.5	2	ns
Power Down E	Exit Time	<b>t</b> PDE	3	_	3	_	4	_	5	_	ns

### **BASE VALUES FOR CLOCK COUNT/LATENCY**

Parameter	Notes	Symbol	MB811171622A -125		MB811171622A -100		MB811171622A -84		MB811171622A -67		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
RAS Cycle Time	*8	<b>t</b> rc	75	_	90	_	100	_	110	_	ns
RAS Access Time	*9	<b>t</b> RAC	_	45	_	54	_	56	_	60	ns
CAS Access Time	*10,13	tcac	_	21	_	24	_	26	_	30	ns
RAS Precharge Tim	е	<b>t</b> RP	27	_	30	_	35	_	40	_	ns
RAS Active Time		<b>t</b> ras	48	100000	60	100000	65	100000	70	100000	ns
RAS to CAS Delay Time *11		<b>t</b> RCD	24	_	30	_	30	_	30	_	ns
Write Recovery Time		twr	8	_	10	_	12	_	15	_	ns
Write to Precharge Delay Time		<b>t</b> RWL	8	_	10	_	12	_	15	_	ns
RAS to RAS Bank Active Delay Time		<b>t</b> RRD	24	_	30	_	30	_	30	_	ns

### **CLOCK COUNT FORMULA** Note 13

 $\begin{tabular}{ll} Clock \geq & \underline{ & Base\ Value \\ \hline & Clock\ Period \\ \end{tabular}} & (Round\ off\ a\ whole\ number) \\ \end{tabular}$ 

#### **LATENCY - FIXED VALUES**


(The latency values on these parameters are fixed regardless of clock period.)

Parameter Notes		Symbol	MB81116822A -125	MB81116822A -100	MB81116822A -87	MB81116822A -67	Unit
CKE to Clock Disable		Іске	1	1	1	1	cycle
DQM to Output in High-Z		ldQz	2	2	2	2	cycle
DQM to Input Data Delay		IDQD	0	0	0	0	cycle
Last Output to Write Command Delay		lowd	2	2	2	2	cycle
Write Command to Input Data Delay		lowd	0	0	0	0	cycle
Precharge to Output in High-Z Delay	CL = 2	- Ікон	2	2	2	2	cycle
	CL = 3		3	3	3	3	cycle
Burst Stop Command to Output in High-Z Delay	CL = 2		2	2	2	2	cycle
	CL = 3	- Івѕн	3	3	3	3	cycle
Mode Register Access to Banks Active		Imrd	2	2	2	2	cycle
CAS to CAS Delay (min)		Iccd	1	1	1	1	cycle
CAS Bank Delay (min)		Ісво	1	1	1	1	cycle


# **Notes:** \*1. lcc depends on the output termination or load conditions, clock cycle rate, and signal clocking rate and address change; The specified values are obtained with the output open and no termination register and one time address change.


- \*2. An initial pause (DESL or NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.
- \*3. AC characteristics assume  $t_T = 1$  ns and 50 pF of capacitive load.
- \*4. 1.4 V is the reference level for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
- \*5. Maximum value of CL = 2 depends on tck.
- \*6. tac also specifies the access time at burst mode except for first access.
- \*7. Specified where output buffer is no longer driven. toh, the at the define the time at which the output level achieves ±200 mV.
- \*8. Actual clock count of tre (Ire) will be sum of clock count of tras (Iras) and trp (Irp).
- \*9. trac is a reference value. Maximum value is obtained from the sum of trac (min) and toac (max).
- \*10. tcac is a reference value.
- \*11. Operation within the trcd (min) ensures that trac can be met; if trcd is greater than the specified trcd (min), access time is determined by trac or trac.
- \*12. All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round off to a whole number).
- \*13. The tcac depend on the CAS Latency.


Fig. 4 - EXAMPLE OF ACTEST LOAD CIRCUIT




 $\textbf{Note:} \ \ \mathsf{AC} \ characteristics \ are \ \mathsf{measured} \ \mathsf{in} \ \mathsf{this} \ \mathsf{condition}. \ \mathsf{This} \ \mathsf{load} \ \mathsf{circuits} \ \mathsf{are} \ \mathsf{not} \ \mathsf{applicable} \ \mathsf{for} \ \mathsf{V}_{\mathsf{OH}} \ \mathsf{and} \ \mathsf{V}_{\mathsf{OL}}.$ 












### **■ MODE REGISTER TABLE**








Notes: 1. The latency of CKE (ICKE) is one clock.


- During read mode, burst counter will not be incremented/decremented at the next clock of CSUS command. Output remain the same data.
- 3. During the write mode, data at the next clock of CSUS command is ignored.











































- Notes: 1. Precharge command (PRE or PALL) should be asserted if any bank is active prior to Self-refresh Entry command (SELF).
  - 2. The Self-refresh Exit command (SELFX) is latched after tpde (min). It is recommended to apply NOP command in conjunction with CKE.
  - 3. Either NOP or DESL command can be used during trac period.
  - 4. CKE should be held High within one tRC period after tPDE.



### **■ PACKAGE DIMENSIONS**



### **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Customer Response Center Tel: 1-800 866-8608 Fax: (408) 922-9179 Mon-Fri: 7am-5pm (PST)

#### **Europe**

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.