



CYPRESS


CY7C1031
CY7C1032

64K x 18 Synchronous Cache RAM


Features

- Supports 66-MHz Pentium® microprocessor cache systems with zero wait states
- 64K by 18 common I/O
- Fast clock-to-output times
 - 8.5 ns
- Two-bit wraparound counter supporting Pentium microprocessor and 486 burst sequence (7C1031)
- Two-bit wraparound counter supporting linear burst sequence (7C1032)
- Separate processor and controller address strobes
- Synchronous self-timed write
- Direct interface with the processor and external cache controller
- Asynchronous output enable
- I/Os capable of 3.3V operation
- JEDEC-standard pinout
- 52-pin PLCC packaging

Logic Block Diagram



Pin Configuration



Selection Guide

	7C1031-8 7C1032-8	7C1031-10 7C1032-10	7C1031-12 7C1032-12
Maximum Access Time (ns)	8.5	10	12
Maximum Operating Current (mA)	Commercial	280	280

Intel and Pentium are trademarks of Intel Corporation.

Note:

1. DP₀ and DP₁ are functionally equivalent to DQ_x.

Functional Description (continued)

Single Write Accesses Initiated by $\overline{\text{ADSP}}$

This access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{CS}}$ is LOW and (2) $\overline{\text{ADSP}}$ is LOW. $\overline{\text{ADSP}}$ -triggered write cycles are completed in two clock periods. The address at A_0 through A_{15} is loaded into the address register and address advancement logic and delivered to the RAM core. The write signal is ignored in this cycle because the cache tag or other external logic uses this clock period to perform address comparisons or protection checks. If the write is allowed to proceed, the write input to the CY7C1031 and CY7C1032 will be pulled LOW before the next clock rise. $\overline{\text{ADSP}}$ is ignored if $\overline{\text{CS}}$ is HIGH.

If $\overline{\text{WH}}$, $\overline{\text{WL}}$, or both are LOW at the next clock rise, information presented at DQ_0 – DQ_{15} and DP_0 – DP_1 will be written into the location specified by the address advancement logic. $\overline{\text{WL}}$ controls the writing of DQ_0 – DQ_7 and DP_0 while $\overline{\text{WH}}$ controls the writing of DQ_8 – DQ_{15} and DP_1 . Because the CY7C1031 and CY7C1032 are common-I/O devices, the output enable signal ($\overline{\text{OE}}$) must be deasserted before data from the CPU is delivered to DQ_0 – DQ_{15} and DP_0 – DP_1 . As a safety precaution, the appropriate data lines are three-stated in the cycle where $\overline{\text{WH}}$, $\overline{\text{WL}}$, or both are sampled LOW, regardless of the state of the $\overline{\text{OE}}$ input.

Single Write Accesses Initiated by $\overline{\text{ADSC}}$

This write access is initiated when the following conditions are satisfied at rising edge of the clock: (1) $\overline{\text{CS}}$ is LOW, (2) $\overline{\text{ADSC}}$ is LOW, and (3) $\overline{\text{WH}}$ or $\overline{\text{WL}}$ are LOW. $\overline{\text{ADSC}}$ -triggered accesses are completed in a single clock cycle.

The address at A_0 through A_{15} is loaded into the address register and address advancement logic and delivered to the RAM core. Information presented at DQ_0 – DQ_{15} and DP_0 – DP_1 will be written into the location specified by the address advancement logic. Since the CY7C1031 and the CY7C1032 are common-I/O devices, the output enable signal ($\overline{\text{OE}}$) must be deasserted before data from the cache controller is delivered to the data and parity lines. As a safety precaution, the appropriate data and parity lines are three-stated in the cycle where $\overline{\text{WH}}$ and $\overline{\text{WL}}$ are sampled LOW regardless of the state of the $\overline{\text{OE}}$ input.

Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{CS}}$ is LOW, (2) $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$

is LOW, and (3) $\overline{\text{WH}}$ and $\overline{\text{WL}}$ are HIGH. The address at A_0 through A_{15} is stored into the address advancement logic and delivered to the RAM core. If the output enable ($\overline{\text{OE}}$) signal is asserted (LOW), data will be available at the data outputs a maximum of 8.5 ns after clock rise. $\overline{\text{ADSP}}$ is ignored if $\overline{\text{CS}}$ is HIGH.

Burst Sequences

The CY7C1031 provides a 2-bit wraparound counter, fed by pins A_0 – A_1 , that implements the Intel 80486 and Pentium processor's address burst sequence (see *Table 1*). Note that the burst sequence depends on the first burst address.

Table 1. Counter Implementation for the Intel Pentium/80486 Processor's Sequence

First Address	Second Address	Third Address	Fourth Address
A_{x+1}, A_x	A_{x+1}, A_x	A_{x+1}, A_x	A_{x+1}, A_x
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

The CY7C1032 provides a two-bit wraparound counter, fed by pins A_0 – A_1 , that implements a linear address burst sequence (see *Table 2*).

Table 2. Counter Implementation for a Linear Sequence

First Address	Second Address	Third Address	Fourth Address
A_{x+1}, A_x	A_{x+1}, A_x	A_{x+1}, A_x	A_{x+1}, A_x
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Application Example

Figure 1 shows a 512-Kbyte secondary cache for the Pentium microprocessor using four CY7C1031 cache RAMs.




Figure 1. Cache Using Four CY7C1031s

Pin Definitions

Signal Name	Type	# of Pins	Description
V _{CC}	Input	1	+5V Power
V _{CCQ}	Input	4	+5V or 3.3V (Outputs)
GND	Input	1	Ground
V _{SSQ}	Input	4	Ground (Outputs)
CLK	Input	1	Clock
A ₁₅ –A ₀	Input	16	Address
ADSP	Input	1	Address Strobe from Processor
ADSC	Input	1	Address Strobe from Cache Controller
WH	Input	1	Write Enable – High Byte
WL	Input	1	Write Enable – Low Byte
ADV	Input	1	Advance
OE	Input	1	Output Enable
CS	Input	1	Chip Select
DQ ₁₅ –DQ ₀	Input/Output	16	Regular Data
DP ₁ –DP ₀	Input/Output	2	Parity Data

Pin Descriptions

Signal Name	I/O	Description
Input Signals		
CLK	I	Clock signal. It is used to capture the address, the data to be written, and the following control signals: <u>ADSP</u> , <u>ADSC</u> , <u>CS</u> , <u>WH</u> , <u>WL</u> , and <u>ADV</u> . It is also used to advance the on-chip auto-address-increment logic (when the appropriate control signals have been set).
A ₁₅ –A ₀	I	Sixteen address lines used to select one of 64K locations. They are captured in an on-chip register on the rising edge of CLK if <u>ADSP</u> or <u>ADSC</u> is LOW. The rising edge of the clock also loads the lower two address lines, A ₁ –A ₀ , into the on-chip auto-address-increment logic if <u>ADSP</u> or <u>ADSC</u> is LOW.
ADSP	I	Address strobe from processor. This signal is sampled at the rising edge of CLK. When this input and/or <u>ADSC</u> is asserted, A ₀ –A ₁₅ will be captured in the on-chip address register. It also allows the lower two address bits to be loaded into the on-chip auto-address-increment logic. If both <u>ADSP</u> and <u>ADSC</u> are asserted at the rising edge of CLK, only <u>ADSP</u> will be recognized. The <u>ADSP</u> input should be connected to the <u>ADS</u> output of the processor. <u>ADSP</u> is ignored when CS is HIGH.
ADSC	I	Address strobe from cache controller. This signal is sampled at the rising edge of CLK. When this input and/or <u>ADSP</u> is asserted, A ₀ –A ₁₅ will be captured in the on-chip address register. It also allows the lower two address bits to be loaded into the on-chip auto-address-increment logic. The <u>ADSC</u> input should <i>not</i> be connected to the <u>ADS</u> output of the processor.
WH	I	Write signal for the high-order half of the RAM array. This signal is sampled by the rising edge of CLK. If WH is sampled as LOW, i.e., asserted, the control logic will perform a self-timed write of DQ ₁₅ –DQ ₈ and DP ₁ from the on-chip data register into the selected RAM location. There is one exception to this. If <u>ADSP</u> , <u>WH</u> , and <u>CS</u> are asserted (LOW) at the rising edge of CLK, the write signal, WH, is ignored. Note that <u>ADSP</u> has no effect on WH if CS is HIGH.
WL	I	Write signal for the low-order half of the RAM array. This signal is sampled by the rising edge of CLK. If WL is sampled as LOW, i.e., asserted, the control logic will perform a self-timed write of DQ ₇ –DQ ₀ and DP ₀ from the on-chip data register into the selected RAM location. There is one exception to this. If <u>ADSP</u> , <u>WL</u> , and <u>CS</u> are asserted (LOW) at the rising edge of CLK, the write signal, WL, is ignored. Note that <u>ADSP</u> has no effect on WL if CS is HIGH.
ADV	I	Advance. This signal is sampled by the rising edge of CLK. When it is asserted, it automatically increments the 2-bit on-chip auto-address-increment counter. In the CY7C1032, the address will be incremented linearly. In the CY7C1031, the address will be incremented according to the Pentium/486 burst sequence. This signal is ignored if <u>ADSP</u> or <u>ADSC</u> is asserted concurrently with <u>CS</u> . Note that <u>ADSP</u> has no effect on ADV if CS is HIGH.
CS	I	Chip select. This signal is sampled by the rising edge of CLK. If <u>CS</u> is HIGH and <u>ADSC</u> is LOW, the SRAM is deselected. If <u>CS</u> is LOW and <u>ADSC</u> or <u>ADSP</u> is LOW, a new address is captured by the address register. If <u>CS</u> is HIGH, <u>ADSP</u> is ignored.
OE	I	Output enable. This signal is an asynchronous input that controls the direction of the data I/O pins. If <u>OE</u> is asserted (LOW), the data pins are outputs, and the SRAM can be read (as long as <u>CS</u> was asserted when it was sampled at the beginning of the cycle). If <u>OE</u> is deasserted (HIGH), the data I/O pins will be three-stated, functioning as inputs, and the SRAM can be written.
Bidirectional Signals		
DQ ₁₅ –DQ ₀	I/O	Sixteen bidirectional data I/O lines. DQ ₁₅ –DQ ₈ are inputs to and outputs from the high-order half of the RAM array, while DQ ₇ –DQ ₀ are inputs to and outputs from the low-order half of the RAM array. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they carry the data read from the selected location in the RAM array. The direction of the data pins is controlled by <u>OE</u> : when <u>OE</u> is HIGH, the data pins are three-stated and can be used as inputs; when <u>OE</u> is LOW, the data pins are driven by the output buffers and are outputs. DQ ₁₅ –DQ ₈ and DQ ₇ –DQ ₀ are also three-stated when WH and WL, respectively, is sampled LOW at clock rise.
DP ₁ –DP ₀	I/O	Two bidirectional data I/O lines. These operate in exactly the same manner as DQ ₁₅ –DQ ₀ , but are named differently because their primary purpose is to store parity bits, while the DQs' primary purpose is to store ordinary data bits. DP ₁ is an input to and an output from the high-order half of the RAM array, while DP ₀ is an input to and an output from the lower-order half of the RAM array.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied -55°C to $+125^{\circ}\text{C}$

Supply Voltage on V_{CC} Relative to GND -0.5V to $+7.0\text{V}$

DC Voltage Applied to Outputs
in High Z State^[2] -0.5V to $V_{\text{CC}} + 0.5\text{V}$

DC Input Voltage^[2] -0.5V to $V_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW) 20 mA

Static Discharge Voltage $>2001\text{V}$
(per MIL-STD-883, Method 3015)

Latch-Up Current $>200\text{ mA}$

Operating Range

Range	Ambient Temperature ^[3]	V_{CC}	V_{CCQ}
Com'l	0°C to $+70^{\circ}\text{C}$	$5\text{V} \pm 5\%$	3.0V to V_{CC}

Electrical Characteristics

 Over the Operating Range^[4]


Parameter	Description	Test Conditions	7C1031-8 7C1032-8		7C1031-10 7C1032-10		7C1031-12 7C1032-12		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
V_{OH}	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}$, $I_{\text{OH}} = -4.0\text{ mA}$	2.4	V_{CCQ}	2.4	V_{CCQ}	2.4	V_{CCQ}	V
V_{OL}	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}$, $I_{\text{OL}} = 8.0\text{ mA}$		0.4		0.4		0.4	V
V_{IH}	Input HIGH Voltage		2.2	$V_{\text{CC}} + 0.3\text{V}$	2.2	$V_{\text{CC}} + 0.3\text{V}$	2.2	$V_{\text{CC}} + 0.3\text{V}$	V
V_{IL}	Input LOW Voltage ^[2]		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I_x	Input Load Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$	-1	1	-1	1	-1	1	μA
I_{OZ}	Output Leakage Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$, Output Disabled	-5	5	-5	5	-5	5	μA
I_{os}	Output Short Circuit Current ^[5]	$V_{\text{CC}} = \text{Max.}$, $V_{\text{OUT}} = \text{GND}$		-300		-300		-300	mA
I_{CC}	V_{CC} Operating Supply Current	$V_{\text{CC}} = \text{Max.}$, $I_{\text{OUT}} = 0\text{ mA}$, $f = f_{\text{MAX}} = 1/t_{\text{CYC}}$	Com'l	280		280		230	mA
I_{SB1}	Automatic CE Power-Down Current—TTL Inputs	$\text{Max. } V_{\text{CC}}, \overline{\text{CS}} \geq V_{\text{IH}}, V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}, f = f_{\text{MAX}}$	Com'l	80		80		60	mA
I_{SB2}	Automatic CE Power-Down Current—CMOS Inputs	$\text{Max. } V_{\text{CC}}, \overline{\text{CS}} \geq V_{\text{CC}} - 0.3\text{V}, V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V}$ or $V_{\text{IN}} \leq 0.3\text{V}, f = 0$ ^[6]	Com'l	30		30		30	mA

Capacitance^[7]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN} : Addresses	Input Capacitance	$T_A = 25^{\circ}\text{C}$, $f = 1\text{ MHz}$, $V_{\text{CC}} = 5.0\text{V}$	4.5	pF
C_{IN} : Other Inputs			5	pF
C_{OUT}	Output Capacitance		8	pF

Notes:

2. Minimum voltage equals -2.0V for pulse durations of less than 20 ns.
3. T_A is the case temperature.
4. See the last page for Group A subgroup testing information.
5. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
6. Inputs are disabled, clock is allowed to run at speed.
7. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms


1031-4

Switching Characteristics Over the Operating Range^[9]


Parameter	Description	7C1031-8 7C1032-8		7C1031-10 7C1032-10		7C1031-12 7C1032-12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{CYC}	Clock Cycle Time	15 ^[10]		20		20		ns
t_{CH}	Clock HIGH	5		8		8		ns
t_{CL}	Clock LOW	5		8		8		ns
t_{AS}	Address Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t_{AH}	Address Hold After CLK Rise	0.5		0.5		0.5		ns
t_{CDV}	Data Output Valid After CLK Rise		8.5		10		12	ns
t_{DOH}	Data Output Hold After CLK Rise	3		3		3		ns
t_{ADS}	\overline{ADSP} , \overline{ADSC} Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t_{ADSH}	\overline{ADSP} , \overline{ADSC} Hold After CLK Rise	0.5		0.5		0.5		ns
t_{WES}	\overline{WH} , \overline{WL} Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t_{WEH}	\overline{WH} , \overline{WL} Hold After CLK Rise	0.5		0.5		0.5		ns
t_{ADVS}	\overline{ADV} Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t_{ADVH}	\overline{ADV} Hold After CLK Rise	0.5		0.5		0.5		ns
t_{DS}	Data Input Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t_{DH}	Data Input Hold After CLK Rise	0.5		0.5		0.5		ns
t_{CSS}	Chip Select Set-Up	2.5		2.5		2.5		ns
t_{CSH}	Chip Select Hold After CLK Rise	0.5		0.5		0.5		ns
t_{CSOZ}	Chip Select Sampled to Output High Z ^[11]	2	6	2	6	2	7	ns
t_{EOZ}	\overline{OE} HIGH to Output High Z ^[11]	2	6	2	6	2	7	ns
t_{EOV}	\overline{OE} LOW to Output Valid		5		5		6	ns
t_{WEOZ}	\overline{WH} or \overline{WL} Sampled LOW to Output High Z ^[11, 12]		5		6		7	ns
t_{WEOV}	\overline{WH} or \overline{WL} Sampled HIGH to Output Valid ^[12]		8.5		10		12	ns

Notes:

8. Resistor values for $V_{CCQ} = 5V$ are: $R1 = 1179\Omega$ and $R2 = 868\Omega$. Resistor values for $V_{CCQ} = 3.3V$ are $R1 = 317\Omega$ and $R2 = 348\Omega$.
9. Unless otherwise noted, test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and load capacitance. Shown in (a) and (b) of AC Test Loads.
10. Do not use the burst mode, if device operates at a frequency above 50 MHz.
11. t_{CSOZ} , t_{EOZ} , and t_{WEOZ} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage.
12. At any given voltage and temperature, t_{WEOZ} min. is less than t_{WEV} min.


Switching Waveforms

Single Read^[13]



1031-6



Single Write Timing: Write Initiated by ADSP






1031-5

Notes:


13. \overline{OE} is LOW throughout this operation.
14. If ADSP is asserted while CS is HIGH, ADSP will be ignored.
15. ADSP has no effect on ADV, WL, and WH if CS is HIGH.

Switching Waveforms (continued)
Single Write Timing: Write Initiated by ADSC

Burst Read Sequence with Four Accesses



Switching Waveforms (continued)
Output (Controlled by \overline{OE})

Write Burst Timing: Write Initiated by \overline{ADSC}


Switching Waveforms (continued)
Write Burst Timing: Write Initiated by ADSP


1031-11

Switching Waveforms (continued)
Output Timing (Controlled by \overline{CS})


1031-12

Output Timing (Controlled by $\overline{WH}/\overline{WL}$)


1031-13

Truth Table

Input						Address	Operation
\overline{CS}	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\overline{WH} or \overline{WL}	CLK		
H	X	L	X	X	L \rightarrow H	N/A	Chip deselected
H	L	H	H	H	L \rightarrow H	Same address as previous cycle	Read cycle (\overline{ADSP} ignored)
H	L	H	L	H	L \rightarrow H	Incremented burst address	Read cycle, in burst sequence (\overline{ADSP} ignored)
H	L	H	H	L	L \rightarrow H	Same address as previous cycle	Write cycle (\overline{ADSP} ignored)
H	L	H	L	L	L \rightarrow H	Incremented burst address	Write cycle, in burst sequence (\overline{ADSP} ignored)
L	L	X	X	X	L \rightarrow H	External	Read cycle, begin burst
L	H	L	X	H	L \rightarrow H	External	Read cycle, begin burst
L	H	L	X	L	L \rightarrow H	External	Write cycle, begin burst
X	H	H	L	L	L \rightarrow H	Incremented burst address	Write cycle, in burst sequence
X	H	H	L	H	L \rightarrow H	Incremented burst address	Read cycle, in burst sequence
X	H	H	H	L	L \rightarrow H	Same address as previous cycle	Write cycle
X	H	H	H	H	L \rightarrow H	Same address as previous cycle	Read cycle

Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C1031-8JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
10	CY7C1031-10JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
12	CY7C1031-12JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C1032-8JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
10	CY7C1032-10JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
12	CY7C1032-12JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial

Document #: 38-00219-C

Package Diagrams
52-Lead Plastic Leaded Chip Carrier J69

DIMENSIONS IN INCHES MIN. MAX.



51-85004-A