

SN74AUP1G06 Low-Power Single Inverter With Open-Drain Outputs

1 Features

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption ($I_{cc} = 0.9 \mu A$ Maximum)
- Low Dynamic-Power Consumption ($C_{pd} = 1 \text{ pF}$ Typical at 3.3 V)
- Low Input Capacitance ($C_i = 1.5 \text{ pF}$ Typical)
- Low Noise – Overshoot and Undershoot <10% of V_{CC}
- I_{off} Supports Partial Power-Down-Mode Operation
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input ($V_{hys} = 250 \text{ mV}$ Typical at 3.3 V)
- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $t_{pd} = 3.6 \text{ ns}$ Maximum at 3.3 V
- Suitable for Point-to-Point Applications

2 Applications

- AV Receivers
- Smartphones
- Blu-ray Players and Home Theaters
- Desktop or Notebook PCs
- Embedded PCs
- GPS: Personal Navigation Devices
- Mobile Internet Devices
- Network Projector Front-Ends
- Portable Media Players
- Smoke Detectors
- Solid State Drive (SSD): Enterprise
- High-Definition (HDTV)
- Tablets: Enterprise
- Audio Docks: Portable

3 Description

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see


AUP – The Lowest-Power Family and Excellent Signal Integrity).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AUP1G06DBV	SOT-23 (5)	2.90 mm x 1.60 mm
SN74AUP1G06DCK	SC70 (5)	2.00 mm x 1.25 mm
SN74AUP1G06DRL	SOT-5X3 (5)	1.60 mm x 1.20 mm
SN74AUP1G06DRY	SON (6)	1.45 mm x 1.00 mm
SN74AUP1G06DSF	SON (6)	1.00 mm x 1.00 mm
SN74AUP1G06YFP	DSBGA (4)	0.76 mm x 0.76 mm
SN74AUP1G06DPW	X2SON (5)	0.80 mm x 0.80 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. **PRODUCTION DATA**.

Table of Contents


1 Features	1	8.1 Overview	10
2 Applications	1	8.2 Functional Block Diagram	10
3 Description	1	8.3 Feature Description	10
4 Revision History	2	8.4 Device Functional Modes	11
5 Pin Functions and Configurations	3	9 Application and Implementation	12
6 Specifications	4	9.1 Application Information	12
6.1 Absolute Maximum Ratings	4	9.2 Typical Application	12
6.2 ESD Ratings	4	10 Power Supply Recommendations	13
6.3 Recommended Operating Conditions	4	11 Layout	13
6.4 Thermal Information	5	11.1 Layout Guidelines	13
6.5 Electrical Characteristics	5	11.2 Layout Example	14
6.6 Switching Characteristics, $C_L = 5 \text{ pF}$	6	12 Device and Documentation Support	15
6.7 Switching Characteristics, $C_L = 10 \text{ pF}$	6	12.1 Documentation Support	15
6.8 Switching Characteristics, $C_L = 15 \text{ pF}$	6	12.2 Receiving Notification of Documentation Updates	15
6.9 Switching Characteristics	7	12.3 Community Resources	15
6.10 Operating Characteristics	7	12.4 Trademarks	15
6.11 Typical Characteristics	7	12.5 Electrostatic Discharge Caution	15
7 Parameter Measurement Information	8	12.6 Glossary	15
8 Detailed Description	10	13 Mechanical, Packaging, and Orderable Information	16

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (May 2010) to Revision E	Page
• Added <i>Device Information</i> table, <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Thermal Information</i> table, <i>Feature Description</i> section, <i>Application and Implementation</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section.....	1
• Deleted <i>Ordering Information</i> table, see <i>Mechanical, Packaging, and Orderable Information</i> at the end of the data sheet	1

5 Pin Functions and Configurations



Pin Functions

PIN ⁽¹⁾				I/O	DESCRIPTION
NAME	DBV, DCK, DRL, DPW	DRY, DSF	YFP		
A	2	2	A1	I	Input
GND	3	3	B1	—	Ground
NC ⁽²⁾	1	1, 5	—	—	Not connected
V _{CC}	5	6	A2	—	Positive supply
Y	4	4	B2	O	Output

(1) See mechanical drawings for dimensions

(2) NC – No internal connection

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V_{CC}		-0.5	4.6	V
Input voltage ⁽²⁾ , V_I		-0.5	4.6	V
Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾ , V_O		-0.5	4.6	V
Output voltage range in the high or low state ⁽²⁾ , V_O		-0.5	$V_{CC} + 0.5$	V
Input clamp current, I_{IK}	$V_I < 0$		-50	mA
Output clamp current, I_{OK}	$V_O < 0$		-50	mA
Continuous output current, I_O			±20	mA
Continuous current through V_{CC} or GND			±50	mA
Junction temperature, T_j			150	°C
Storage temperature, T_{stg}		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage	0.8	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 0.8$ V	V_{CC}	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.65 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	1.6	
		$V_{CC} = 3$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 0.8$ V	0	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.35 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	0.7	
		$V_{CC} = 3$ V to 3.6 V	0.9	
V_I	Input voltage	0	3.6	V
V_O	Output voltage	0	3.6	V
I_{OL}	Low-level output current	$V_{CC} = 0.8$ V	20	μA
		$V_{CC} = 1.1$ V	1.1	
		$V_{CC} = 1.4$ V	1.7	
		$V_{CC} = 1.65$ V	1.9	
		$V_{CC} = 2.3$ V	3.1	
		$V_{CC} = 3$ V	4	
$\Delta t/\Delta V$	Input transition rise or fall rate	$V_{CC} = 0.8$ V to 3.6 V	200	ns/V
T_A	Operating free-air temperature		-40	85
				°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74AUP1G06							UNIT
		DBV (SOT-23)	DCK (SC70)	DRL (SOT-5X3)	DRY (SON)	DPW (X2SON)	DSF (SON)	YFP (DSBGA)	
		5 PINS	5 PINS	5 PINS	6 PINS	5 PINS	6 PINS	4 PINS	
R_{iJA}	Junction-to-ambient thermal resistance	230.5	303.6	295.1	342.1	504.3	377.1	179.3	°C/W
$R_{iJC(\text{top})}$	Junction-to-case (top) thermal resistance	172.7	203.8	131.0	233.1	234.9	187.7	2.8	°C/W
R_{iJB}	Junction-to-board thermal resistance	62.2	100.9	143.9	206.7	370.3	236.6	58.3	°C/W
ψ_{JT}	Junction-to-top characterization parameter	49.3	76.1	14.7	63.4	44.5	29.0	1.1	°C/W
ψ_{JB}	Junction-to-board characterization parameter	61.6	99.3	144.4	206.7	369.7	236.3	58.6	°C/W
$R_{iJC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	165.2	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
V_{OL} Low-level output voltage	$I_{OL} = 20 \mu\text{A}$	$T_A = 25^\circ\text{C}$	0.8 V to 3.6 V		0.1	V
		$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			0.1	
	$I_{OL} = 1.1 \text{ mA}$	$T_A = 25^\circ\text{C}$	1.1 V		$0.3 \times V_{CC}$	
		$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			$0.3 \times V_{CC}$	
	$I_{OL} = 1.7 \text{ mA}$	$T_A = 25^\circ\text{C}$	1.4 V		0.31	
		$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			0.37	
	$I_{OL} = 1.9 \text{ mA}$	$T_A = 25^\circ\text{C}$	1.65 V		0.31	
		$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			0.35	
	$I_{OL} = 2.3 \text{ mA}$	$T_A = 25^\circ\text{C}$	2.3 V		0.31	
		$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			0.33	
	$I_{OL} = 3.1 \text{ mA}$	$T_A = 25^\circ\text{C}$	3 V		0.44	
		$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			0.45	
I_I Inflection point current	A input: $V_I = \text{GND} \text{ to } 3.6 \text{ V}$	$T_A = 25^\circ\text{C}$	0 V to 3.6 V		0.1	μA
		$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			0.5	
	I_{off} Off-state current	$V_I \text{ or } V_O = 0 \text{ V} \text{ to } 3.6 \text{ V}$	$T_A = 25^\circ\text{C}$	0 V	0.2	
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		0.6	
ΔI_{of} f Off-state current change	$V_I \text{ or } V_O = 0 \text{ V} \text{ to } 3.6 \text{ V}$	$T_A = 25^\circ\text{C}$	0 V to 0.2 V		0.2	μA
		$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			0.6	
I_{CC} Supply current	$V_I = \text{GND} \text{ or } V_{CC} \text{ to } 3.6 \text{ V}$ $I_O = 0$	$T_A = 25^\circ\text{C}$	0.8 V to 3.6 V		0.5	μA
		$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			0.9	
ΔI_C c Supply current change	$V_I = V_{CC} - 0.6 \text{ V}$ $I_O = 0$	$T_A = 25^\circ\text{C}$	3.3 V		40	μA
		$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			50	
C_i Input capacitance	$V_I = V_{CC} \text{ or } \text{GND}, T_A = 25^\circ\text{C}$		0 V		1.5	pF
			3.6 V		1.7	
C_o Output capacitance	$V_O = \text{GND}, T_A = 25^\circ\text{C}$		0 V		1.7	pF

6.6 Switching Characteristics, $C_L = 5 \text{ pF}$

over recommended operating free-air temperature range, $C_L = 5 \text{ pF}$ (unless otherwise noted) (see [Figure 3](#) and [Figure 4](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd} Propagation delay time	A	Y	$V_{CC} = 0.8 \text{ V}$	$T_A = 25^\circ\text{C}$		12.4		
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^\circ\text{C}$	2.7	12	9.9	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	2		12.8	
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^\circ\text{C}$	2.1	3.5	6.2	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	1.5		7.6	
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = 25^\circ\text{C}$	2.1	3.1	4.7	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	1.2		5.9	
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = 25^\circ\text{C}$	1.4	2.2	3.2	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	1		3.9	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = 25^\circ\text{C}$	1.3	2.2	3.3	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	0.8		3.6	

6.7 Switching Characteristics, $C_L = 10 \text{ pF}$

over recommended operating free-air temperature range, $C_L = 10 \text{ pF}$ (unless otherwise noted) (see [Figure 3](#) and [Figure 4](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd} Propagation delay time	A	Y	$V_{CC} = 0.8 \text{ V}$	$T_A = 25^\circ\text{C}$		15.1		
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^\circ\text{C}$	3.6	12	11.2	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	2.7		14.1	
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^\circ\text{C}$	2.9	4.3	7	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	2.2		8.6	
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = 25^\circ\text{C}$	2.7	3.9	5.4	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	1.8		6.7	
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = 25^\circ\text{C}$	2.1	2.9	3.8	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	1.4		4.5	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = 25^\circ\text{C}$	1.7	3	4.5	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	1.2		4.9	

6.8 Switching Characteristics, $C_L = 15 \text{ pF}$

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see [Figure 3](#) and [Figure 4](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd} Propagation delay time	A	Y	$V_{CC} = 0.8 \text{ V}$	$T_A = 25^\circ\text{C}$		17.4		
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^\circ\text{C}$	4.9	12	12.2	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	3.4		15.2	
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^\circ\text{C}$	3.5	5	7.7	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	2.7		9.4	
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = 25^\circ\text{C}$	3.2	4.8	6.6	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	2.2		7.3	
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = 25^\circ\text{C}$	2.5	3.5	4.5	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	1.7		5.1	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = 25^\circ\text{C}$	2	3.8	6	
				$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	1.5		6.5	

6.9 Switching Characteristics

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ (unless otherwise noted) (see [Figure 3](#) and [Figure 4](#))


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			MIN	TYP	MAX	UNIT
t_{pd} Propagation delay time	A	Y	$V_{CC} = 0.8 \text{ V}$	$T_A = 25^\circ\text{C}$			25.3		
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^\circ\text{C}$			7.6	12	16
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			5.6		19.3
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = 25^\circ\text{C}$			5.9	7.6	10.1
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			4.3		12
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = 25^\circ\text{C}$			4.8	7.4	10.7
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			3.6		11
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = 25^\circ\text{C}$			3.7	5.4	7.1
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			2.8		7.8
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = 25^\circ\text{C}$			3.2	6.5	10.5
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			2.5		10.8

6.10 Operating Characteristics


$T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd} Power dissipation capacitance	$f = 10 \text{ MHz}$	0.8 V	1	pF
		1.2 V $\pm 0.1 \text{ V}$	1	
		1.5 V $\pm 0.1 \text{ V}$	1	
		1.8 V $\pm 0.15 \text{ V}$	1	
		2.5 V $\pm 0.2 \text{ V}$	1	
		3.3 V $\pm 0.3 \text{ V}$	1	


6.11 Typical Characteristics



7 Parameter Measurement Information




	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$
C_L V_M V_I	5, 10, 15, 30 pF $V_{CC}/2$ V_{CC}	5, 10, 15, 30 pF $V_{CC}/2$ V_{CC}	5, 10, 15, 30 pF $V_{CC}/2$ V_{CC}			



NOTES:

- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_f/t_r = 3 \text{ ns}$.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. All parameters and waveforms are not applicable to all devices.


Figure 3. Load Circuit And Voltage Waveforms - Propagation Delays, Setup And Hold Times, And Pulse Width

Parameter Measurement Information (continued)


TEST	S1
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND

LOAD CIRCUIT

	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$
C_L	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V_M	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$
V_I	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}
V_{Δ}	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V


**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING**

NOTES:

- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r/t_f = 3 \text{ ns}$.
- The outputs are measured one at a time, with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- t_{PZL} and t_{PZH} are the same as t_{en} .
- All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit And Voltage Waveforms - Enable And Disable Times

8 Detailed Description

8.1 Overview

The output of this single inverter buffer/driver is open drain, and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

8.2 Functional Block Diagram




Figure 5. Logic Diagram (Positive Logic)

8.3 Feature Description

8.3.1 CMOS Open-Drain Outputs

The open-drain output allows the device to sink current to GND but not to source current from VCC. When the output is not actively pulling the line low, it will go into a high impedance state (3-state). This allows the device to be used for a wide variety of applications, including up-translation and down-translation, as the output voltage can be determined by an external pullup.

The drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modelled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law ($R = V \div I$).

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in *Recommended Operating Conditions* to avoid excessive currents and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be utilized to condition the input signal prior to the standard CMOS input.

Feature Description (continued)

8.3.3 Clamp Diodes

The inputs and outputs to this device have negative clamping diodes.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 6. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.4 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics*.

8.3.5 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Absolute Maximum Ratings*.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74AUP1G06 device.

Table 1. Function Table

INPUT A	OUTPUT Y
H	L
L	Hi-Z

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Open-drain devices are very commonly used for voltage level translation. In this application, the SN74AUP1G06 is used to translate a 1.8-V output from device A to a 3.3-V input on device B.

9.2 Typical Application

The application schematic shown in [Figure 7](#) includes two generic devices, labeled as "Device A" and "Device B."




Figure 7. Application schematic for voltage translation with SN74AUP1G06

9.2.1 Design Requirements

This device has a standard CMOS input, so be careful to avoid slow or floating inputs that might cause oscillation or excessive current. Please see the [Implications of Slow or Floating CMOS Inputs Application Report](#).

This device has an open-drain output, which means that the output enters a high-impedance state when a normal CMOS device would drive the output high. A pull-up resistor must be added to the output for an open-drain device to have a high output. The selection of this pull-up resistor is detailed in the next section.

9.2.2 Detailed Design Procedure

1. Recommended Input Conditions

- For specified high and low levels, see V_{IH} and V_{IL} in the [Electrical Characteristics](#) table.
- Inputs are overvoltage tolerant allowing them to go as high as $V_{I(max)}$ in the [Absolute Maximum Ratings](#) table at any valid V_{CC} .

2. Recommended Output Conditions

- Output voltage must not exceed $V_{O(max)}$ as specified in the [Absolute Maximum Ratings](#) table.
- Pull-up resistor (R) selection depends on three primary factors: desired output high voltage (V_{OH}), which is directly related to total leakage current into the SN74AUP1G240 and the peripheral device's input (I_L), desired 0 to 90% rising edge time (t_r), which is directly related to the parasitic line capacitance (C_P), and the maximum current during low output (I_{OL}), which is directly related to the supply value. These three equations govern pull-up resistor selection:
 - $R \leq (V_{CC} - V_{OH}) / I_L$
 - $R \leq t_r / (2.3 * C_P)$
 - $R \geq V_{CC} / I_{OL(max)}$

Typical Application (continued)

9.2.3 Application Curve




Figure 8. Simulated up-translation with the SN74AUP1G06

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a $0.1\text{-}\mu\text{F}$ capacitor is recommended and if there are multiple V_{CC} pins then a $0.01\text{-}\mu\text{F}$ or $0.022\text{-}\mu\text{F}$ capacitor is recommended for each power pin. It is ok to parallel multiple bypass caps to reject different frequencies of noise. $0.1\text{-}\mu\text{F}$ and $1\text{-}\mu\text{F}$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

Even low data rate digital signals can contain high-frequency signal components due to fast edge rates. When a printed-circuit board (PCB) trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 9 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

An example layout is given in Figure 10 for the DPW (X2SON-5) package. This example layout includes a 0402 (metric) capacitor and uses the measurements found in the example board layout appended to this end of this datasheet. A via of diameter 0.1 mm (3.973 mil) is placed directly in the center of the device. This via can be used to trace out the center pin connection through another board layer, or it can be left out of the layout.

11.2 Layout Example




Figure 9. Trace Example




Figure 10. Example Layout With DPW (X2SON-5) Package

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *Implications of Slow or Floating CMOS Inputs* application note
- Texas Instruments, *Designing and Manufacturing with TI's X2SON Packages* application note
- Texas Instruments, *How to Select Little Logic* application note
- Texas Instruments, *Introduction to Logic* application note
- Texas Instruments, *Understanding Schmitt Triggers* application note
- Texas Instruments, *Semiconductor Packing Material Electrostatic Discharge (ESD) Protection* application note
- Texas Instruments, *Logic Guide* selection & solution guides
- Texas Instruments, *Little Logic Guide 2014* selection & solution guides
- Texas Instruments, *Little Logic Guide 2012* selection & solution guides

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

NanoStar, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

GENERIC PACKAGE VIEW
DPW 5 **X2SON - 0.4 mm max height**
PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4211218-3/D

DPW0005A

PACKAGE OUTLINE
X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4223102/B 09/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The size and shape of this feature may vary.

EXAMPLE BOARD LAYOUT

DPW0005A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SOLDER MASK DEFINED
SCALE:60X

4223102/B 09/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).



EXAMPLE STENCIL DESIGN

DPW0005A
X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4223102/B 09/2017

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP1G06DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H06R	Samples
SN74AUP1G06DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H06R	Samples
SN74AUP1G06DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H06R	Samples
SN74AUP1G06DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H06R	Samples
SN74AUP1G06DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HT5, HTF, HTK, HT R)	Samples
SN74AUP1G06DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HT5, HTF, HTK, HT R)	Samples
SN74AUP1G06DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HT5, HTR)	Samples
SN74AUP1G06DPWR	ACTIVE	X2SON	DPW	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CH	Samples
SN74AUP1G06DRLR	ACTIVE	SOT-5X3	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HT7, HTR)	Samples
SN74AUP1G06DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT	Samples
SN74AUP1G06DSF2	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HT	Samples
SN74AUP1G06DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HT	Samples
SN74AUP1G06YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		HT N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G06DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G06DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G06DCKR	SC70	DCK	5	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74AUP1G06DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AUP1G06DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G06DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G06DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74AUP1G06DRLR	SOT-5X3	DRL	5	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
SN74AUP1G06DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74AUP1G06DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1G06DSF2	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q3
SN74AUP1G06DSF2	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q3
SN74AUP1G06DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP1G06YFPR	DSBGA	YFP	4	3000	178.0	9.2	0.89	0.89	0.58	4.0	8.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G06DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AUP1G06DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
SN74AUP1G06DCKR	SC70	DCK	5	3000	205.0	200.0	33.0
SN74AUP1G06DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74AUP1G06DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G06DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G06DPW	X2SON	DPW	5	3000	205.0	200.0	33.0
SN74AUP1G06DRLR	SOT-5X3	DRL	5	4000	184.0	184.0	19.0
SN74AUP1G06DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0
SN74AUP1G06DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G06DSF2	SON	DSF	6	5000	202.0	201.0	28.0
SN74AUP1G06DSF2	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP1G06DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP1G06YFPR	DSBGA	YFP	4	3000	270.0	225.0	227.0


PACKAGE OUTLINE

YZP0005



DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4219492/A 05/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YZP0005

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:40X



SOLDER MASK DETAILS
NOT TO SCALE

4219492/A 05/2017

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YZP0005

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:40X

4219492/A 05/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




PACKAGE OUTLINE

YFP0004



DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4223507/A 01/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YFP0004

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:50X



SOLDER MASK DETAILS
NOT TO SCALE

4223507/A 01/2017

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YFP0004

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:50X

4223507/A 01/2017

NOTES: (continued)


4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

GENERIC PACKAGE VIEW

DBV 5

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4073253/P


PACKAGE OUTLINE

DBV0005A



SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/C 04/2017

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X


4214839/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

 THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.

 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.


D. JEDEC package registration is pending.

D. JEDEC package registration is pending.

DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE


Example Board Layout



Example Non-Soldermask Defined Pad

Example Pad Geometry

Example Non-Soldermask Opening

Example Stencil Design
(Note E)

4208207-2/E 06/12

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- Side aperture dimensions over-print land for acceptable area ratio > 0.66 . Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.


PACKAGE OUTLINE

DTB0006A



X2SON - 0.35 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4223406/B 01/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.
4. The size and shape of this feature may vary.
5. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.

EXAMPLE BOARD LAYOUT

DTB0006A

X2SON - 0.35 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SOLDER MASK DEFINED
SCALE:50X

4223406/B 01/2018

NOTES: (continued)


6. This package is designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
7. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DTB0006A

X2SON - 0.35 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.07 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:50X

4223406/B 01/2018




NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

DSF (S-PX2SON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



4208186/F 10/2014


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MO-287, variation X2AAF.


DSF (S-PX2SON-N6)

PLASTIC SMALL OUTLINE NO-LEAD

Land Pattern



Stencil Pattern




Contact your PCB vendor for
allowable Solder Mask clearance (Notes C, D.)

4210277/D 05/12

NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate designs.
 D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
 E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
 F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
 H. Component placement force should be minimized to prevent excessive paste block deformation.

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



4093553-3/G 01/2007

NOTES:


- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- Falls within JEDEC MO-203 variation AA.

DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE

Example Board Layout

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- Publication IPC-7351 is recommended for alternate designs.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

DRY 6

GENERIC PACKAGE VIEW

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4207181/G


PACKAGE OUTLINE

DRY0006A



USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4222894/A 01/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
1:1 RATIO WITH PKG SOLDER PADS
EXPOSED METAL SHOWN
SCALE:40X



SOLDER MASK DETAILS

4222894/A 01/2018

NOTES: (continued)


3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.075 - 0.1 mm THICK STENCIL
SCALE:40X

4222894/A 01/2018

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.