

## 2.5-V/3.3-V OSCILLATOR GAIN STAGE/BUFFERS

### **FEATURES**

- Low-Voltage PECL Input and Low-Voltage PECL or LVDS Outputs
- Clock Rates to 1 GHz
  - 250-ps Output Transition Times
  - 0.12 ps Typical Intrinsic Phase Jitter
  - Less than 630 ps Propagation Delay Times
- 2.5-V or 3.3-V Supply Operation

 2-mm x 2-mm Small-Outline No-Lead Package

### **APPLICATIONS**

- PECL-to-LVDS Translation
- Clock Signal Amplification


### **DESCRIPTION**


These four devices are high frequency oscillator gain stages supporting both LVPECL or LVDS on the high gain outputs in 3.3-V or 2.5-V systems. Additionally, provides the option of both single-ended input (PECL levels on the SN65LVx18) and fully differential inputs on the SN65LVx19.

The SN65LVx18 provides the user a Gain Control (GC) for controlling the  $\overline{\mathbb{Q}}$  output from 300 mV to 860 mV either by leaving it open (NC), grounded, or tied to  $V_{CC}$ . (When left open, the  $\overline{\mathbb{Q}}$  output defaults to 575 mV.) The  $\overline{\mathbb{Q}}$  on the SN65LVx19 defaults to 575 mV as well.

Both devices provide a voltage reference ( $V_{BB}$ ) of typically 1.35 V below  $V_{CC}$  for use in receiving single-ended PECL input signals. When not used,  $V_{BB}$  should be unconnected or open.

All devices are characterized for operation from -40°C to 85°C.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### AVAILABLE OPTIONS(1)

INPUT	OUTPUT	GAIN CONTROL	BASE PART NUMBER	PART MARKING
Single-ended	LVDS	Yes	SN65LVDS18	ER
Single-ended	LVPECL	Yes	SN65LVP18	EP
Differential	LVDS	No	SN65LVDS19	ET
Differential	LVPECL	No	SN65LVP19	ES

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

		UNIT
$V_{CC}$	Supply voltage (2)	−0.5 V to 4 V
$V_{I}$	Input voltage	-0.5 V to V <sub>CC</sub> + 0.5 V
Vo	Output voltage	-0.5 V to V <sub>CC</sub> + 0.5 V
Io	V <sub>BB</sub> output current	±0.5 mA
	HBM electrostatic discharge <sup>(3)</sup>	±3 kV
	CDM electrostatic discharge <sup>(4)</sup>	±1500 V
	Continuous power dissipation	See Power Dissipation Ratings Table

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> < 25°C	OPERATING FACTOR	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING
DRF	403 mW	4.0 mW/°C	161 mW

### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT	
$V_{CC}$	Supply Voltage		2.375	2.5 or 3.3	3.6	V	
$V_{IC}$	Common-mode input voltage (V <sub>IA</sub> + V <sub>IB</sub> )/2	SN65LVDS19 or SN65LVP19	1.2		$V_{\rm CC}-(V_{\rm ID}/2)$	V	
$ V_{ID} $	Differential input voltage magnitude $ V_{IA} - V_{IB} $	SN65LVDS19 or SN65LVP19	0.8		1	V	
\/	V <sub>IH</sub> High-level input voltage	EN	2		V <sub>CC</sub>	V	
V <sub>IH</sub>	nigri-ievei iriput voitage	SN65LVDS18 or SN65LVP18	V <sub>CC</sub> - 1.17		V <sub>CC</sub> - 0.44	V	
\/	Low lovel input voltage	EN	0		0.8	V	
V <sub>IL</sub>	Low-level input voltage	SN65LVDS18 or SN65LVP18	V <sub>CC</sub> - 2.25		V <sub>CC</sub> - 1.52	V	
Io	Output current to V <sub>BB</sub>		-400 <sup>(1)</sup>		400	μΑ	
$R_L$	Differential load resistance		90		132	Ω	
T <sub>A</sub>	Operating free-air temperature		-40		85	°C	

<sup>(1)</sup> The algebraic convention, where the least positive (more negative) value is designated minimum, is used in this data sheet.

<sup>(2)</sup> All voltage values, except differential voltages, are with respect to network ground (see Figure 1).

<sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114-A-7

<sup>(4)</sup> Tested in accordance with JEDEC Standard 22, Test Method C101



### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
1	Cupply current	$R_L = 100 \Omega$ , $\overline{EN}$ at 0 V, Other inputs open		30	36	A
I <sub>CC</sub>	Supply current	Outputs unloaded, EN at 0 V, Other inputs open		17	22	mA
$V_{BB}$	Reference voltage (2)	I <sub>BB</sub> = -400 μA	V <sub>CC</sub> - 1.44	V <sub>CC</sub> - 1.35	V <sub>CC</sub> - 1.25	V
Ін	High-level input current, EN	V <sub>I</sub> = 2 V	-20		20	
I <sub>IAH</sub> or I <sub>IBH</sub>	High-level input current, A or B	$V_{I} = V_{CC}$	-20		20	
I <sub>IL</sub>	Low-level input current, EN	V <sub>I</sub> = 0.8 V	-20		20	μA
I <sub>IAL</sub> or I <sub>IBL</sub>	Low-level input current, A or B	V <sub>I</sub> = GND	-20		20	
SN65LVDS1	8/19 Y AND Z OUTPUT CHARACTER	ISTICS	-		<u> </u>	
V <sub>OD</sub>	Differential output voltage magnitude,  V <sub>OY</sub> - V <sub>OZ</sub>		247	340	454	.,
$\Delta  V_{OD} $	Change in differential output voltage magnitude between logic states	See Figure 1 and Figure 2			50	mV
V <sub>OC(SS)</sub>	Steady-state common- mode output voltage (see Figure 3)		1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage			50	100	
l <sub>OYZ</sub> or l <sub>OZZ</sub>	High-impedance output current	$\overline{\text{EN}}$ at $V_{\text{CC}}$ , $V_{\text{O}} = 0 \text{ V or } V_{\text{CC}}$	-1		1	μΑ
l <sub>OYS</sub> or l <sub>OZS</sub>	Short-circuit output current	$\overline{\text{EN}}$ at 0 V, $V_{OY}$ or $V_{OZ} = 0$ V	-50		50	
I <sub>OS(D)</sub>	Differential short-circuit output current,  I <sub>OY</sub> -I <sub>OZ</sub>	EN at 0 V, V <sub>OY</sub> = V <sub>OZ</sub>	-12		12	mA
SN65LVP18/	19 Y AND Z OUTPUT CHARACTERIS	TICS	,		1	
V <sub>OYH</sub> or V <sub>OZH</sub>	High-level output voltage	3.3 V; 50 Ω from Y and Z	V <sub>CC</sub> - 1.13		V <sub>CC</sub> - 0.85	
V <sub>OYL</sub> or V <sub>OZL</sub>	Low-level output voltage	to V <sub>CC</sub> - 2 V	V <sub>CC</sub> - 1.87		V <sub>CC</sub> - 1.61	V
V <sub>OYL</sub> or V <sub>OZL</sub>	Low-level output voltage	2.5 V; 50 $\Omega$ from Y and Z to $V_{CC}-$ 2 V	V <sub>CC</sub> - 1.92		V <sub>CC</sub> - 1.61	V
V <sub>OD</sub>	Differential output voltage magnitude,  V <sub>OH</sub> - V <sub>OL</sub>		0.6	0.8	1	
I <sub>OYZ</sub> or I <sub>OZZ</sub>	High-impedance output current	$\overline{\text{EN}}$ at $V_{\text{CC}}$ , $V_{\text{O}} = 0 \text{ V or } V_{\text{CC}}$	-1		1	μΑ
Q OUTPUT (	CHARACTERISTICS (see Figure 1)				1	
V <sub>OH</sub>	High-level output voltage	No load		V <sub>CC</sub> - 0.94		V
		GC Tied to GND, No load		V <sub>CC</sub> - 1.22		
$V_{OL}$	Low-level output voltage	GC Open, No load		V <sub>CC</sub> - 1.52		V
		GC Tied to V <sub>CC</sub> , No load	V <sub>CC</sub> - 1.82			
		GC Tied to GND		300		
$V_{O(pp)}$	Peak-to-peak output voltage	GC Open	575			mV
- 1007		CGT Tied to V <sub>CC</sub>		860		

Typical values are at room temperature and with a V<sub>CC</sub> of 3.3 V. Single-ended input operation is limited to V<sub>CC</sub>  $\geq$  3.0 V.




### SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Decreasing delegations 4	A to Q	Con Figure 4		340	460	
t <sub>PD</sub>	Propagation delay time, t <sub>PLH</sub> or t <sub>PHL</sub>	on delay time, t <sub>PLH</sub> or t <sub>PHL</sub> D to Y or Z See Figure 4			460	630	ps
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PLH</sub> - t <sub>PHL</sub>					20	
+	Part-to-part skew (2)		V <sub>CC</sub> = 3.3 V			80	nc
t <sub>SK(PP)</sub>	rait-to-pait skew (=)		V <sub>CC</sub> = 2.5 V			130	ps
	200/ to 900/ differential signal rise tin	20	LVDS, See Figure 4		140	250	
t <sub>r</sub>	20%-to-80% differential signal rise tir	ne	LVPECL, See Figure 4		190	300	ps
	t <sub>f</sub> 20%-to-80% differential signal fall time		LVDS, See Figure 4		140	250	
Ч			LVPECL, See Figure 4		210	300	ps
t <sub>jit(per)</sub>	RMS period jitter (3)		2-GHz 50%-duty-cycle square-wave input,		2	4	20
t <sub>jit(cc)</sub>	Peak cycle-to-cycle jitter (4)		See Figure 5		17	24	ps
t <sub>jit(ph)</sub>	Intrinsic phase jitter		1 GHz		0.12		ps
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output					30	
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output		See Figure 6			30	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output		See Figure 6	30		30	113
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output					30	

- Typical values are at room temperature and with a  $V_{CC}$  of 3.3 V. Part-to-part skew is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- Period jitter is the deviation in cycle time of a signal with respect to the ideal period over a random sample of 100,000 cycles.
- Cycle-to-cycle jitter is the variation in cycle time of a signal between adjacent cycles, over a random sample of 1,000 adjacent cycle

### PARAMETER MEASUREMENT INFORMATION




- (1) C<sub>L</sub> is the instrumentation and test fixture capacitance.
- (2) S1 is open for the SN65LVDS18 and closed for the SN65LVP18.

Figure 1. Output Voltage Test Circuit and Voltage and Current Definitions for LVDS/LVP18



### PARAMETER MEASUREMENT INFORMATION (continued)



- (1)  $C_L$  is the instrumentation and test fixture capacitance.
- (2) S1 is open for the SN65LVDS19 and closed for the SN65LVP19.

Figure 2. Output Voltage Test Circuit and Voltage and Current Definitions for LVDS/LVP19




Figure 3. V<sub>OC</sub> Definitions




Figure 4. Propagation Delay and Transition Time Test Waveforms



### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 5. Jitter Measurement Setup




Figure 6. Enable and Disable Time Test Waveforms




### **DEVICE INFORMATION**


## **FUNCTION TABLE** (1)

	SN65LVI	DS18, SN	65LVP18		SN65LVDS19, SN65LVP19					
Α	EN	Q	Υ	Z	Α	В	EN	Q	Y	Z
Н	L	L	Н	L	Н	Н	L	?	?	?
L	L	Н	L	Н	L	Н	L	Н	L	Н
Х	Н	?	Z	Z	Н	L	L	L	Н	L
Open	L	?	?	?	L	L	L	?	?	?
Х	Open	?	?	?	Х	Х	Н	?	Z	Z
						Open	L	?	?	?
					Х	Х	Open	?	?	?

(1) H = high, L = low, Z = high impedance, ? = indeterminate

### DRF PACKAGE TOP VIEW





**BOTTOM VIEW** 

### Package Pin Assignments – Numerical Listing

SN65LVDS1	8, SN65LVP18	SN65LVDS19, SN65LVP19			
PIN	SIGNAL	PIN	SIGNAL		
1	Q	1	Q		
2	Α	2	А		
3	V <sub>BB</sub>	3	В		
4	GC	4	V <sub>BB</sub>		
5	ĒN	5	EN		
6	Z	6	Z		
7	Y	7	Υ		
8	V <sub>CC</sub>	8	V <sub>cc</sub>		
9	GND	9	GND		



### **TYPICAL CHARACTERISTICS**




Figure 7.




Figure 8.




Figure 9.

**PERIOD JITTER** 






Figure 10.

## LVDS18/19 PROPAGATION DELAY TIME




Figure 11.




Figure 12.

# CYCLE-TO-CYCLE JITTER vs FREQUENCY







Figure 13.



### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**







www.ti.com 14-Jul-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN65LVDS18DRFT	Active	Production	WSON (DRF)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ER
SN65LVDS18DRFT.B	Active	Production	WSON (DRF)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ER
SN65LVDS18DRFTG4	Active	Production	WSON (DRF)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ER
SN65LVDS18DRFTG4.B	Active	Production	WSON (DRF)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ER
SN65LVDS19DRFT	Active	Production	WSON (DRF)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET
SN65LVDS19DRFT.B	Active	Production	WSON (DRF)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET
SN65LVP18DRFT	Active	Production	WSON (DRF)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	EP
SN65LVP18DRFT.B	Active	Production	WSON (DRF)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	EP
SN65LVP19DRFT	Active	Production	WSON (DRF)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ES
SN65LVP19DRFT.B	Active	Production	WSON (DRF)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ES

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## PACKAGE OPTION ADDENDUM

www.ti.com 14-Jul-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS18DRFT	WSON	DRF	8	250	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2
SN65LVDS18DRFTG4	WSON	DRF	8	250	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2
SN65LVDS19DRFT	WSON	DRF	8	250	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2
SN65LVP18DRFT	WSON	DRF	8	250	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2
SN65LVP19DRFT	WSON	DRF	8	250	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2



www.ti.com 15-Jul-2025




### \*All dimensions are nominal

7 till dillitoriolorio di o mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS18DRFT	WSON	DRF	8	250	337.0	343.0	29.0
SN65LVDS18DRFTG4	WSON	DRF	8	250	337.0	343.0	29.0
SN65LVDS19DRFT	WSON	DRF	8	250	337.0	343.0	29.0
SN65LVP18DRFT	WSON	DRF	8	250	337.0	343.0	29.0
SN65LVP19DRFT	WSON	DRF	8	250	337.0	343.0	29.0

## DRF (S-PWSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- Ç. Quad Flatpack, No-Leads (QFN) package configuration.
- The Package thermal pad must be soldered to the board for thermal and mechanical performance. See product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-229.



## DRF (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206840/H 12/14

NOTE: A. All linear dimensions are in millimeters



## DRF (S-PWSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated