

## FEATURES

- Member of the Texas Instruments Widebus™ Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


## DESCRIPTION/ORDERING INFORMATION

This device contains four independent noninverting buffers and an 8-bit noninverting bus transceiver and D-type latch, designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16973 is particularly suitable for demultiplexing an address/data bus into a dedicated address bus and dedicated data bus. The device is used where there is asynchronous bidirectional communication between the A and B data bus, and the address signals are latched and buffered on the Q bus. The control-function implementation minimizes external timing requirements.

This device can be used as one 4-bit buffer, one 8-bit transceiver, or one 8-bit latch. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The transceiver output-enable ( $\overline{TOE}$ ) input can be used to disable the transceivers so that the A and B buses effectively are isolated.

DGG, DGV, OR DL PACKAGE  
(TOP VIEW)



## ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	SSOP - DL	Tube	SN74ALVCH16973DL	ALVCH16973
		Tape and reel	SN74ALVCH16973DLR	
	TSSOP - DGG	Tape and reel	SN74ALVCH16973DGGR	ALVCH16973
	TVSOP - DGV	Tape and reel	SN74ALVCH16973DGVR	VH973

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

## DESCRIPTION/ORDERING INFORMATION (CONTINUED)

When the latch-enable (LE) input is high, the Q outputs follow the data (A) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the A inputs. The latch output-enable ( $\overline{LOE}$ ) input can be used to place the nine Q outputs in either a normal logic state (high or low logic level) or the high-impedance state. In the high-impedance state, the Q outputs neither drive nor load the bus lines significantly.  $\overline{LOE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the Q outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{LOE}$  and  $\overline{TOE}$  should be tied to  $V_{CC}$  through pullup resistors; the minimum values of the resistors are determined by the current-sinking capability of the drivers.

The four independent noninverting buffers perform the Boolean function  $Y = D$  and are independent of the state of DIR,  $\overline{TOE}$ , LE, and  $\overline{LOE}$ .

The A and B I/Os and D inputs have bus-hold circuitry. Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.



### FUNCTION TABLES

INPUTS		OPERATION
$\overline{TOE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	A bus and B bus isolation

INPUTS			OUTPUT Q
$\overline{LOE}$	LE	A	
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

INPUT D	OUTPUT Y
L	L
H	H

LOGIC DIAGRAM (POSITIVE LOGIC)



**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
$V_I$	Input voltage range	Except I/O and D input ports <sup>(2)</sup>	-0.5	4.6	V
		I/O and D input ports <sup>(2)(3)</sup>	-0.5	$V_{CC} + 0.5$	
$V_O$	Output voltage range <sup>(2)(3)</sup>		-0.5	$V_{CC} + 0.5$	V
$I_{IK}$	Input clamp current	$V_I < 0$		-50	mA
$I_{OK}$	Output clamp current	$V_O < 0$		-50	mA
$I_O$	Continuous output current			$\pm 50$	mA
	Continuous current through each $V_{CC}$ or GND			$\pm 100$	mA
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DGG package		70	°C/W
		DGV package		58	
		DL package		63	
$T_{stg}$	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 4.6 V maximum.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

**RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		1.65	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2		
$V_{IL}$	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		0.8	
$V_I$	Input voltage		0	$V_{CC}$	V
$V_O$	Output voltage		0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 1.65 \text{ V}$		-4	mA
		$V_{CC} = 2.3 \text{ V}$		-12	
		$V_{CC} = 2.7 \text{ V}$		-12	
		$V_{CC} = 3 \text{ V}$		-24	
$I_{OL}$	Low-level output current	$V_{CC} = 1.65 \text{ V}$		4	mA
		$V_{CC} = 2.3 \text{ V}$		12	
		$V_{CC} = 2.7 \text{ V}$		12	
		$V_{CC} = 3 \text{ V}$		24	
$\Delta t/\Delta V$	Input transition rise or fall rate			10	ns/V
$T_A$	Operating free-air temperature		-40	85	°C

- (1) All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 $\mu$ A	1.65 V to 3.6 V	V <sub>CC</sub>	- 0.2		V
	I <sub>OH</sub> = -4 mA	1.65 V		1.2		
	I <sub>OH</sub> = -6 mA	2.3 V		2		
		2.3 V		1.7		
	I <sub>OH</sub> = -12 mA	2.7 V		2.2		
		3 V		2.4		
V <sub>OL</sub>	I <sub>OL</sub> = -24 mA	3 V		2		V
	I <sub>OL</sub> = 100 $\mu$ A	1.65 V to 3.6 V		0.2		
	I <sub>OL</sub> = 4 mA	1.65 V		0.45		
	I <sub>OL</sub> = 6 mA	2.3 V		0.4		
	I <sub>OL</sub> = 12 mA	2.3 V		0.7		
		2.7 V		0.4		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V		$\pm 5$		$\mu$ A
I <sub>BHL</sub> <sup>(2)</sup>	V <sub>I</sub> = 0.57 V	1.65 V		25		$\mu$ A
	V <sub>I</sub> = 0.7 V	2.3 V		45		
	V <sub>I</sub> = 0.8 V	3 V		75		
		1.65 V		-25		
I <sub>BHH</sub> <sup>(3)</sup>	V <sub>I</sub> = 1.07 V	2.3 V		-45		$\mu$ A
	V <sub>I</sub> = 1.7 V	3 V		-75		
		1.95 V		200		
I <sub>BHLO</sub> <sup>(4)</sup>	V <sub>I</sub> = 0 to V <sub>CC</sub>	2.7 V		300		$\mu$ A
		3.6 V		500		
		1.95 V		-200		
I <sub>BHHO</sub> <sup>(5)</sup>	V <sub>I</sub> = 0 to V <sub>CC</sub>	2.7 V		-300		$\mu$ A
		3.6 V		-500		
		1.95 V		-45		
I <sub>OZ</sub> <sup>(6)</sup>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V		$\pm 10$		$\mu$ A
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V		30		$\mu$ A
$\Delta I_{CC}$	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V		750		$\mu$ A
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	3		$\mu$ F
	D			4		
C <sub>io</sub>	A ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	4.5		$\mu$ F
	B ports			4.5		
C <sub>o</sub>	Q	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	3		$\mu$ F

- (1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
- (2) The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.
- (3) The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.
- (4) An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.
- (5) An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.
- (6) For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

## TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		$V_{CC} = 1.8 \text{ V}$		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_w$	Pulse duration, LE high	2		2		2		ns
$t_{su}$	Setup time, data before LE $\downarrow$	0.9		0.9		0.9		ns
$t_h$	Hold time, data after LE $\downarrow$	0.9		0.9		0.9		ns

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8 \text{ V}$		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		UNIT
			TYP		MIN	MAX	MIN	MAX	
$t_{pd}$	D	Y	2.2		0.5	3.2	0.5	3	ns
	A		2.2		0.5	3.2	0.5	3	
	LE		2.8		0.5	3.3	0.5	3	
	A or B	B or A	2.2		0.5	3.2	0.5	3	
$t_{en}$	$\overline{LOE}$	Q	2.9		0.7	4.9	0.7	4.7	ns
	$\overline{TOE}$		3		0.7	4.6	0.7	4.4	
	DIR		3.4		0.7	4.9	0.7	4.7	
$t_{dis}$	$\overline{LOE}$	Q	2.8		0.5	4.3	0.5	4.1	ns
	$\overline{TOE}$		3.2		0.5	4.3	0.5	4.1	
	DIR		3.4		0.5	4.9	0.5	4.7	

OPERATING CHARACTERISTICS<sup>(1)</sup>

TA = 25°C


PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT	
			TYP	TYP	TYP		
C <sub>pd</sub> <sup>(2)</sup> (each output)	Power dissipation capacitance	A outputs enabled, Q outputs disabled, One A output switching	One f <sub>A</sub> = 10 MHz, One f <sub>B</sub> = 10 MHz, TOE = GND, LOE = V <sub>CC</sub> , DIR = GND, C <sub>L</sub> = 0 pF	12	14	19	pF
		B outputs enabled, Q outputs disabled, One B output switching	One f <sub>A</sub> = 10 MHz, One f <sub>B</sub> = 10 MHz, TOE = GND, LOE = V <sub>CC</sub> , DIR = GND, C <sub>L</sub> = 0 pF	12	14	21	
		Q outputs enabled, A and B I/Os isolated, One Q output switching	One f <sub>A</sub> = 10 MHz, One f <sub>LE</sub> = 20 MHz, One f <sub>Q</sub> = 10 MHz, TOE = V <sub>CC</sub> , LOE = GND, C <sub>L</sub> = 0 pF	11	13	19	
		One Y output switching, A and B I/Os isolated, Q outputs disabled	One f <sub>D</sub> = 10 MHz, One f <sub>Y</sub> = 10 MHz, TOE = V <sub>CC</sub> , LOE = V <sub>CC</sub> , C <sub>L</sub> = 0 pF	7	8	12	
C <sub>pd</sub> (Z)	Power dissipation capacitance	A and B I/Os isolated, Q outputs disabled, One LE and one A data input switching	One f <sub>A</sub> = 10 MHz, One f <sub>LE</sub> = 20 MHz, f <sub>Q</sub> not switching, TOE = V <sub>CC</sub> , LOE = V <sub>CC</sub> , C <sub>L</sub> = 0 pF	4	5	11	pF
C <sub>pd</sub> <sup>(3)</sup> (each LE)	Power dissipation capacitance	A and B I/Os isolated, Q outputs disabled, One LE input switching	f <sub>A</sub> not switching, One f <sub>LE</sub> = 20 MHz, f <sub>Q</sub> not switching, TOE = V <sub>CC</sub> , LOE = V <sub>CC</sub> , C <sub>L</sub> = 0 pF	6	7	9	pF

(1) Total device C<sub>pd</sub> for multiple (m) outputs switching and (n) LE inputs switching = [m \* C<sub>pd</sub> (each output)] + [n \* C<sub>pd</sub> (each LE)].

(2) C<sub>pd</sub> (each output) is the C<sub>pd</sub> for each data bit (input and output circuitry) when it operates at 10 MHz (Note: the LE is operating at 20 MHz in this test, but its I<sub>CC</sub> component has been subtracted).

(3) C<sub>pd</sub> (each LE) is the C<sub>pd</sub> for the clock circuitry only when it operates at 20 MHz.





## PARAMETER MEASUREMENT INFORMATION



TEST	$S_1$
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
$t_{PHZ}/t_{PZH}$	$GND$

LOAD CIRCUIT

$V_{CC}$	INPUT		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_\Delta$
	$V_I$	$t_r/t_f$					
1.8 V	$V_{CC}$	$\leq 2$ ns	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	1 k $\Omega$	0.15 V
$2.5 V \pm 0.2$ V	$V_{CC}$	$\leq 2$ ns	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	500 $\Omega$	0.15 V
$3.3 V \pm 0.3$ V	2.7 V	$\leq 2.5$ ns	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V

VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMESVOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMESVOLTAGE WAVEFORMS  
PULSE DURATIONVOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

NOTES:

- $C_L$  includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_O = 50 \Omega$ .
- The outputs are measured one at a time, with one transition per measurement.
- $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74ALVCH16973DGGR	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16973
SN74ALVCH16973DGGR.B	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16973

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16973DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH16973DGGR	TSSOP	DGG	48	2000	356.0	356.0	45.0


## PACKAGE OUTLINE

**DGG0048A**



## **TSSOP - 1.2 mm max height**

## SMALL OUTLINE PACKAGE



## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


DGG0048A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4214859/B 11/2020

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DGG0048A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4214859/B 11/2020


NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated