

Synchronous Equipment Timing Source for Stratum 3/4E/4 and SMC Systems

ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Description

The ACS8520 is a highly integrated, single-chip solution for the Synchronous Equipment Timing Source (SETS) function in a SONET or SDH Network Element. The device generates SONET or SDH Equipment Clocks (SEC) and Frame Synchronization clocks. The ACS8520 is fully compliant with the required international specifications and standards.

The device supports Free-run, Locked and Holdover modes. It also supports all three types of reference clock source: recovered line clock, PDH network, and node synchronization. The ACS8520 generates independent SEC and BITS/SSU clocks, an 8 kHz Frame Synchronization clock and a 2 kHz Multi-Frame Synchronization clock.

Two ACS8520 devices can be used together in a Master/ Slave configuration mode allowing system protection against a single ACS8520 failure.


A microprocessor port is incorporated, providing access to the configuration and status registers for device setup and monitoring. The ACS8520 supports IEEE 1149.1^[5] JTAG boundary scan.


The user can choose between OCXO or TCXO to define the Stratum and/or Holdover performance required.

Block Diagram

Features

- Suitable for Stratum 3, 4E, 4 and SONET Minimum Clock (SMC) or SONET/SDH Equipment Clock (SEC) applications
- Meets Telcordia 1244-CORE^[19] Stratum 3 and GR-253^[17], and ITU-T G.813^[11] Options I and II specifications
- Accepts 14 individual input reference clocks, all with robust input clock source quality monitoring.
- Simultaneously generates nine output clocks, plus two Sync pulse outputs
- ◆ Absolute Holdover accuracy better than 3 x 10⁻¹⁰ (manual), 7.5 x 10⁻¹⁴ (instantaneous); Holdover stability defined by choice of external XO
- Programmable PLL bandwidth, for wander and jitter tracking/attenuation, 0.1 Hz to 70 Hz in 10 steps
- Automatic hit-less source switchover on loss of input
- Microprocessor interface Intel, Motorola, Serial, Multiplexed, or boot from EPROM
- ◆ Output phase adjustment in 6 ps steps up to ±200 ns
- ◆ IEEE 1149.1 JTAG Boundary Scan
- ◆ Single 3.3 V operation. 5 V tolerant
- ◆ Available in LQFP 100 package
- ◆ Lead (Pb) free version available (ACS8520T), RoHS and WEEE compliant.







FINAL

DATASHEET

Table of Contents

Section	Page
Description	
Block Diagram	1
Features	1
Table of Contents	2
Pin Diagram	4
Pin Description	5
Introduction	
General Description	8
Overview	
Input Reference Clock Ports	
Locking Frequency Modes	10
PECL/LVDS/AMI Input Port Selection	11
Clock Quality Monitoring	
Activity Monitoring	
Frequency Monitoring	
Selection of Input Reference Clock Source	
Forced Control Selection	
Automatic Control Selection	
Ultra Fast Switching	
Fast External Switching Mode-SCRSW Pin	15
Output Clock Phase Continuity on Source Switchover	16
Modes of Operation	
Free-run Mode	
Pre-locked Mode	
Locked Mode	
Lost-phase Mode	
Holdover Mode	
Pre-locked2 Mode	
DPLL Architecture and Configuration	19
TO DPLL Main Features	
T4 DPLL Main Features	20
TO DPLL Automatic Bandwidth Controls	
Phase Detectors	
Phase Lock/Loss Detection	
Damping Factor Programmability	
Local Oscillator Clock	
Output Wander	
Jitter and Wander Transfer	
Phase Build-out	
Input to Output Phase Adjustment	
Input Wander and Jitter Tolerance	20
Using the DPLLs for Accurate Frequency and Phase Reporting	28
Configuration for Redundancy Protection	29
T4 Generation in Master and Slave ACS8520	30
Alignment of the Output Clock Phases in Master and Slave ACS8520	30
MFrSync and FrSync Alignment-SYNC2K	
Output Clock Ports	
PECL/LVDS/AMI Output Port Selection	
Output Frequency Selection and Connuit ation	32



ADVANCED COMMUNICATIONS	FINAL	DATASHEET
Section		Page
Microprocessor Interface		43
Introduction to Microprocessor Modes		
Motorola Mode		
Intel Mode		
Multiplexed Mode		
Serial Mode		
EPROM Mode		
Power-On Reset		
Register Map		
Register Organization		
Multi-word Registers		
Register Access		
Interrupt Enable and Clear		
Defaults		
Register Descriptions		
Electrical Specifications		
JTAG		
Over-voltage Protection		
ESD Protection		
Latchup Protection		
Maximum Ratings		
Operating Conditions		134
DC Characteristics		
DC Characteristics: AMI Input/Output Port		
Jitter Performance		
Input/Output Timing		
Package Information		
Thermal Conditions		
Application Information		
References		
Abbreviations		
Trademark Acknowledgements		
Revision Status/History		
Notes		
Ordering Information		
Disclaimers		
Contacts		




FINAL

DATASHEET

Pin Diagram

Figure 2 ACS8520 Pin Diagram Synchronous Equipment Timing Source for Stratum 3/4E/4 and SMC Systems





FINAL

DATASHEET

Pin Description

Table 1 Power Pins

Pin Number	Symbol	1/0	Туре	Description	
12, 13, 16	VD1+, VD3+, VD2+	Р	-	Supply Voltage: Digital supply to gates in analog section, $+3.3$ Volts $\pm 10\%$.	
26	VAMI+	Р	-	Supply Voltage: Digital supply to AMI output, +3.3 Volts ±10%.	
33, 39	VDD_DIFFa, VDD_DIFFb	Р	-	Supply Voltage: Digital supply for differential ports, +3.3 Volts ±10%.	
44	VDD5	Р	-	Digital Supply for +5 Volts Tolerance to Input Pins. Connect to +5 Volts (±10%) for clamping to +5 Volts. Connect to VDD for clamping to +3.3 Volts. Leave floating for no clamping, input pins tolerant up to +5.5 Volts.	
50, 61, 85, 86	VDDa, VDDd, VDDc, VDDb	Р	-	Supply Voltage: Digital supply to logic, +3.3 Volts ±10%.	
6	VA1+	Р	-	Supply Voltage: Analog supply to clock multiplying PLL, ± 3.3 Volts $\pm 10\%$.	
19, 91	VA2+, VA3+	Р	-	Supply Voltage: Analog supply to output PLLs, +3.3 Volts ±10%.	
11, 14, 15,	DGND1, DGND3, DGND2,	Р	-	Supply Ground: Digital ground for components in PLLs.	
49, 62, 84, 87	DGNDa, DGNDd, DGNDc, DGNDb	Р	-	Supply Ground: Digital ground for logic.	
29	GND_AMI	Р	-	Supply Ground: Digital ground for AMI output.	
32, 38	GND_DIFFa, GND_DIFFb	Р	-	Supply Ground: Digital ground for differential ports.	
1, 5, 20, 92	AGND, AGND1, AGND2, AGND3	Р	-	Supply Ground: Analog grounds.	

 $Note...I = Input, O = Output, P = Power, TTL^U = TTL input with pull-up resistor, TTL_D = TTL input with pull-down resistor.$

Table 2 Internally Connected Pins

Pin Number	Symbol	1/0	Туре	Description
3, 4, 17, 22, 96, 97, 98	IC1, IC2, IC3, IC4, IC5, IC6, IC7	-	-	Internally Connected: Leave to Float.



FINAL

DATASHEET

Table 3 Other Pins

Pin Number	Symbol	1/0	Туре	Description	
2	TRST	I	TTL _D	JTAG Control Reset Input: TRST = 1 to enable JTAG Boundary Scan mode. TRST = 0 for Boundary Scan stand-by mode, still allowing correct device operation. If not used connect to GND or leave floating.	
7	TMS	I	TTL ^U	JTAG Test Mode Select: Boundary Scan enable. Sampled on rising edge of TCK. If not used connect to VDD or leave floating.	
8	INTREQ	0	TTL/CMOS	Interrupt Request: Active High/Low software Interrupt output.	
9	TCK	I	TTL _D	JTAG Clock: Boundary Scan clock input. If not used connect to GND or leave floating.	
10	REFCLK	I	TTL	Reference Clock: 12.800 MHz (refer to section headed Local Oscillator Clock).	
18	SRCSW	I	TTL _D	Source Switching: Force Fast Source Switching. See "Fast External Switching Mode-SCRSW Pin" on page 15.	
21	TDO	0	TTL/CMOS	JTAG Output: Serial test data output. Updated on falling edge of TCK. If not used leave floating.	
23	TDI	I	TTL ^U	JTAG Input: Serial test data Input. Sampled on rising edge of TCK. If not used connect to VDD or leave floating.	
24	I1	I	AMI	Input Reference 1: Composite clock 64 kHz + 8 kHz.	
25	12	I	AMI	Input Reference 2: Composite clock 64 kHz + 8 kHz.	
27	TO8NEG	0	AMI	Output Reference 8: Composite clock, 64 kHz + 8 kHz negative pulse.	
28	TO8POS	0	AMI	Output Reference 8: Composite clock, 64 kHz + 8 kHz positive pulse.	
30	FrSync	0	TTL/CMOS	Output Reference 10: 8 kHz Frame Sync output.	
31	MFrSync	0	TTL/CMOS	Output Reference 11: 2 kHz Multi-Frame Sync output.	
34, 35	TO6POS, TO6NEG	0	LVDS/PECL	Output Reference 6: Programmable, default 38.88 MHz, default type LVDS.	
36, 37	TO7POS, TO7NEG	0	PECL/LVDS	Output Reference 7: Programmable, default 19.44 MHz, default type PECL.	
40, 41	I5POS, I5NEG	I	LVDS/PECL	Input Reference 5: Programmable, default 19.44 MHz, default type LVDS.	
42, 43	I6POS, I6NEG	I	PECL/LVDS	Input Reference 6: Programmable, default 19.44 MHz, default type PECL.	
45	SYNC2K	ı	TTL _D	External Sync input: 2 kHz, 4 kHz or 8 kHz for frame alignment.	
46	13	I	TTL _D	Input Reference 3: Programmable, default 8 kHz.	
47	14	I	TTL _D	Input Reference 4: Programmable, default 8 kHz.	
48	17	I	TTL _D	Input Reference 7: Programmable, default 19.44 MHz.	
51	18	ı	TTL _D	Input Reference 8: Programmable, default 19.44 MHz.	
52	19	ı	TTL _D	Input Reference 9: Programmable, default 19.44 MHz.	
53	I10	ı	TTL _D	Input Reference 10: Programmable, default 19.44 MHz.	



FINAL

DATASHEET

Table 3 Other Pins (cont...)

Pin Number	Symbol	I/O	Туре	Description	
54	l111	I	TTL _D	Input Reference 11: Programmable, default (Master mode) 1.544/2.048 MHz, default (Slave mode) 6.48 MHz.	
55	l12	I	TTL _D	Input Reference 12: Programmable, default 1.544/2.048 MHz.	
56	I13	I	TTL _D	Input Reference 13: Programmable, default 1.544/2.048 MHz.	
57	I14	I	TTL _D	Input Reference 14: Programmable, default 1.544/2.048 MHz.	
58 - 60	UPSEL(2:0)	I	TTL _D	Microprocessor Select: Configures the interface for a particular microprocessor type at reset.	
63 - 69	A(6:0)	I	TTL _D	Microprocessor Interface Address: Address bus for the microprocessor interface registers. A(0) is SDI in Serial mode - output in EPROM mode only. A(1) is CLKE in serial mode.	
70	CSB	I	TTL ^U	Chip Select (Active <i>Low</i>): This pin is asserted <i>Low</i> by the microprocessor to enable the microprocessor interface - output in EPROM mode only.	
71	WRB	I	TTL ^U	Write (Active <i>Low</i>): This pin is asserted <i>Low</i> by the microprocessor to initiate a write cycle. In Motorola mode, WRB = 1 for Read.	
72	RDB	I	TTL ^U	Read (Active <i>Low</i>): This pin is asserted <i>Low</i> by the microprocessor to initiate a read cycle.	
73	ALE	I	TTL _D	Address Latch Enable: This pin becomes the address latch enable from the microprocessor. When this pin transitions from <i>High</i> to <i>Low</i> , the address bus inputs are latched into the internal registers. ALE = SCLK i Serial mode.	
74	PORB	I	TTL ^U	Power-On Reset: Master reset. If PORB is forced <i>Low</i> , all internal states are reset back to default values.	
75	RDY	0	TTL/CMOS	Ready/Data Acknowledge: This pin is asserted <i>High</i> to indicate the device has completed a read or write operation.	
76 - 83	AD(7:0)	Ю	TTL _D	Address/Data: Multiplexed data/address bus depending on the microprocessor mode selection. AD(0) is SDO in Serial mode.	
88	T01	0	TTL/CMOS	Output Reference 1: Programmable, default 6.48 MHz.	
89	T02	0	TTL/CMOS	Output Reference 2: Programmable, default 38.88 MHz.	
90	T03	0	TTL/CMOS	Output Reference 3: Programmable, default 19.44 MHz.	
93	T04	0	TTL/CMOS	Output Reference 4: Programmable, default 38.88 MHz.	
94	T05	0	TTL/CMOS	Output Reference 5: Programmable, default 77.76 MHz.	
95	T09	0	TTL/CMOS	Output Reference 9: 1.544/2.048 MHz, as per ITU G.783 ^[9] BITS requirements.	
99	MSTSLVB	I	TTL ^U	Master/Slave Select: Sets the state of the Master/Slave selection register, Reg. 34, Bit 1.	
100	SONSDHB	I	TTL _D	SONET or SDH Frequency Select: Sets the initial power-up state (or state after a PORB) of the SONET/SDH frequency selection registers, Reg. 34, Bit 2 and Reg. 38, Bit 5, Bit 6 and Reg. 64 Bit 4.When set <i>Low</i> , SDH rates are selected (2.048 MHz etc.) and when set <i>High</i> , SONET rates are selected (1.544 MHz etc.) The register states can be changed after power-up by software.	



FINAL

DATASHEET

Introduction

The ACS8520 is a highly integrated, single-chip solution for the SETS function in a SONET/SDH Network Element, for the generation of SEC and Frame/MultiFrame Synchronization pulses. Digital Phase Locked Loop (DPLL) and direct digital synthesis methods are used in the device so that the overall PLL characteristics are very stable and consistent compared to traditional analog PLLs.

In Free-run mode, the ACS8520 generates a stable, lownoise clock signal at a frequency to the same accuracy as the external oscillator, or it can be made more accurate via software calibration to within ± 0.02 ppm. In Locked mode, the ACS8520 selects the most appropriate input reference source and generates a stable, low-noise clock signal locked to the selected reference. In Holdover mode, the ACS8520 generates a stable, low-noise clock signal, adjusted to match the last known good frequency of the last selected reference source. A high level of phase and frequency accuracy is made possible by an internal resolution of up to 54 bits and internal Holdover accuracy of up to 7.5 x 10^{-14} (instantaneous). In all modes, the frequency accuracy, jitter and drift performance of the clock meet the requirements of ITU G.736^[7], G.742^[8], G783^[9], G.812^[10], G.813^[11], G.823^[13],G.824^[14] and Telcordia GR-253-CORE^[17] and GR-1244-CORE^[19].

The ACS8520 supports all three types of reference clock source: recovered line clock, PDH network synchronization timing, and node synchronization. The ACS8520 generates independent TO and T4 clocks, an 8 kHz Frame Synchronization clock and a 2 kHz Multi-Frame Synchronization clock.

One key architectural advantage that the ACS8520 has over traditional solutions is in the use of DPLL technology for precise and repeatable performance over temperature or voltage variations and between parts. The overall PLL bandwidth, loop damping, pull-in range and frequency accuracy are all determined by digital parameters that provide a consistent level of performance. An Analog PLL (APLL) takes the signal from the DPLL output and provides a lower jitter output. The APLL bandwidth is set four orders of magnitude higher than the DPLL bandwidth. This ensures that the overall system performance still maintains the advantage of consistent behavior provided by the digital approach.

The DPLLs are clocked by the external Oscillator module (TCXO or OCXO) so that the Free-run or Holdover frequency stability is only determined by the stability of

the external oscillator module. This second key advantage confines all temperature critical components to one well defined and pre-calibrated module, whose performance can be chosen to match the application; for example an TCXO for Stratum 3 applications.

All performance parameters of the DPLLs are programmable without the need to understand detailed PLL equations. Bandwidth, damping factor and lock range can all be set directly, for example. The PLL bandwidth can be set over a wide range, 0.1 Hz to 70 Hz in 18 steps, to cover all SONET/SDH clock synchronization applications.

The ACS8520 supports protection. Two ACS8520 devices can be configured to provide protection against a single ACS8520 failure. The protection maintains alignment of the two ACS8520 devices (Master and Slave) and ensures that both ACS8520 devices maintain the same priority table, choose the same reference input and generate the TO clock, the 8 kHz Frame Synchronization clock and the 2 kHz Multi-Frame Synchronization clock with the same phase. The ACS8520 includes a multistandard microprocessor port, providing access to the configuration and status registers for device setup and monitoring.

General Description

Overview

The following description refers to the Block Diagram (Figure 1 on page 1).

The ACS8520 SETS device has 14 input clocks, generates 11 output clocks, and has a total of 55 possible output frequencies. There are two main paths through the device: To and T4. Each path has an independent DPLL and APLL pair.

The TO path is a high quality, highly configurable path designed to provide features necessary for node timing synchronization within a SONET/SDH network. The T4 path is a simpler and less configurable path designed to give a totally independent path for internal equipment synchronization. The device supports use of either or both paths, either locked together or independent.

Of the 14 input references, two are AMI composite clock, two are LVDS/PECL and the remaining ten are TTL/CMOS compatible inputs. All the TTL/CMOS are 3 V and 5 V compatible (with clamping if required by connecting the



FINAL

DATASHEET

VDD5 pin). The AMI inputs are ± 1 V typically A.C. coupled. Refer to the electrical characteristics section for more information on the electrical compatibility and details. Input frequencies supported range from 2 kHz to 155.52 MHz.

Common E1, DS1, OC3 and sub-divisions are supported as spot frequencies that the DPLLs will directly lock to. Any input frequency, up to 100 MHz, that is a multiple of 8 kHz can also be locked to via an inbuilt programmable divider.

An input reference monitor is assigned to each of the 14 inputs. The monitors operate continuously such that at all times the status of all of the inputs to the device are known. Each input can be monitored for both frequency and activity, activity alone, or the monitors can be disabled.

The frequency monitors have a "hard" (rejection) alarm limit and a "soft" (flag only) alarm limit for monitoring frequency, whilst the reference is still within its allowed frequency band. Each input reference can be programmed with a priority number allowing references to be chosen according to the highest priority valid input. The two paths (TO and T4) have independent priorities to allow completely independent operation of the two paths. Both paths operate either automatic or external source selection.

For automatic input reference selection, the TO path has a more complex state machine than the T4 path.

The TO and T4 PLL paths support the following common features:

- Automatic source selection according to input priorities and quality level
- Different quality levels (activity alarm thresholds) for each input
- Variable bandwidth, lock range and damping factor
- Direct PLL locking to common SONET/SDH input frequencies or any multiple of 8 kHz
- Automatic mode switching between Free-run, Locked and Holdover states
- Fast detection on input failure and entry into Holdover mode (holds at the last good frequency value)
- Frequency translation between input and output rates via direct digital synthesis
- High accuracy digital architecture for stable PLL dynamics combined with an APLL for low jitter final output clocks.

There are a number of features supported by the TO path that are not supported by the T4 path, although these can also all be externally controlled by software.

The additional TO features supported are:

- Non-revertive mode
- Phase Build-out on source switch (hit-less source switching)
- I/O phase offset control
- Greater programmable bandwidth from 0.1 Hz to 70 Hz in 10 steps (T4 path programmable bandwidth in 3 steps, 18, 35 and 70 Hz)
- Noise rejection on low frequency input
- Manual Holdover frequency control
- Controllable automatic Holdover frequency filtering
- Frame Sync pulse alignment.

Either the software or an internal state machine controls the operation of the DPLL in the TO path. The state machine for the T4 path is very simple and cannot be manually/externally controlled, however the overall operation can be controlled by manual reference source selection. One additional feature of the T4 path is the ability to measure a phase difference between two inputs.

The TO path DPLL always produces an output at 77.76 MHz to feed the APLL, regardless of the frequency selected at the output pins. The T4 path can be operated at a number of frequencies. This is to enable the generation of extra output frequencies, which cannot be easily related to 77.76 MHz. When the T4 path is selected to lock to the T0 path, the T4 DPLL locks to the 8 kHz from the T0 DPLL. This is because all of the frequencies of operation of the T4 path can be divided to 8 kHz and this will ensure synchronization of all the frequencies within the two paths.

Both of the DPLLs' outputs are connected to multiplying and filtering APLLs. The outputs of these APLLs are divided making a number of frequencies simultaneously available for selection at the output clock ports. The various combinations of DPLL, APLL and divider configurations allow for generation of a comprehensive set of frequencies, as listed in Table 14.

To synchronize the lower output frequencies when the TO PLL is locked to a high frequency reference input, an additional input is provided. The SYNC2K pin (pin 45) is used to reset the dividers that generate the 2 kHz and 8 kHz outputs such that the output 2/8 kHz clocks are lined up with the input 2 kHz. This synchronization



FINAL

DATASHEET

method allows for example, a master and a slave device to be in precise alignment.

The ACS8520 also supports Sync pulse references of 4 kHz or 8 kHz although in these cases frequencies lower than the Sync pulse reference may not necessarily be in phase.

Input Reference Clock Ports

Table 4 gives details of the input reference ports, showing the input technologies and the range of frequencies supported on each port; the default spot frequencies and default priorities assigned to each port on power-up or by reset are also shown. Note that SDH and SONET networks use different default frequencies; the network type is pinselectable (using either the SONSDHB pin or via software). Specific frequencies and priorities are set by configuration.

SDH and SONET networks use different default frequencies; the network type is selectable using the *cnfq_input_mode* Reg. 34 Bit 2, *ip_sonsdhb*.

- For SONET, *ip_sonsdhb* = 1
- For SDH, ip_sonsdhb = 0

On power-up or by reset, the default will be set by the state of the SONSDHB pin (pin 100). Specific frequencies and priorities are set by configuration.

The frequency selection is programmed via the *cnfg_ref_source_frequency* register (Reg. 20 - Reg. 2D).

Locking Frequency Modes

There are three locking frequency modes that can be configured: Direct Lock, Lock 8k and DivN.

Direct Lock Mode

In Direct Lock Mode, the internal DPLL can lock to the selected input at the spot frequency of the input, for example 19.44 MHz performs the DPLL phase comparisons at 19.44 MHz.

In Lock8K and DivN modes (and for special case of 155 MHz), an internal divider is used prior to the DPLL to divide the input frequency before it is used for phase comparisons in the DPLL.

Lock8K Mode

Lock8K mode automatically sets the divider parameters to divide the input frequency down to 8 kHz. Lock8K can only be used on the supported spot frequencies (see Table 4 Note(i)). Lock8k mode is enabled by setting the Lock8k bit (Bit 6) in the appropriate cnfg_ref_source_frequency register location. Using lower frequencies for phase comparisons in the DPLL results in a greater tolerance to input jitter.It is possible to choose which edge of the input reference clock to lock to, by setting 8K edge polarity (Bit 2 of Reg. 03, test_register1).

DivN Mode

In DivN mode, the divider parameters are set manually by configuration (Bit 7 of the *cnfg_ref_source_frequency* register), but must be set so that the frequency after division is 8 kHz.

The DivN function is defined as:

DivN = "Divide by N+ 1", i.e. it is the dividing factor used for the division of the input frequency, and has a value of (N+1) where N is an integer from 1 to 12499 inclusive.

Therefore, in DivN mode the input frequency can be divided by any integer value between 2 to 12500. Consequently, any input frequency which is a multiple of 8 kHz, between 8 kHz to 100 MHz, can be supported by using DivN mode.

Note... Any reference input can be set to use DivN independently of the frequencies and configurations of the other inputs. However only one value of N is allowed, so all inputs with DivN selected must be running at the same frequency.

DivN Examples

- (a) To lock to 2.000 MHz:
 - (i) Set the cnfg_ref_source_frequency register to 10XX0000 (binary) to enable DivN, and set the frequency to 8 kHz - the frequency required after division. (XX = "Leaky Bucket" ID for this input).
 - (ii) To achieve 8 kHz, the 2 MHz input must be divided by 250. So, if DivN = 250 = (N + 1) then N must be set to 249. This is done by writing F9 hex (249 decimal) to the DivN register pair Reg. 46/47.
- (b) To lock to 10.000 MHz:
 - (i) The *cnfg_ref_source_frequency* register is set to 10XX0000 (binary) to set the DivN and the



FINAL

DATASHEET

frequency to 8 kHz, the post-division frequency. (XX = "Leaky Bucket" ID for this input).

(ii) To achieve 8 kHz, the 10 MHz input must be divided by 1,250. So, if DivN, = 250 = (N+1) then N must be set to 1,249. This is done by writing 4E1 hex (1,249 decimal) to the DivN register pair Reg. 46/47.

Direct Lock Mode 155 MHz.

The max frequency allowed for phase comparison is 77.76MHz, so for the special case of a 155 MHz input set to Direct Lock Mode, there is a divide-by-two function automatically selected to bring the frequency down to within the limits of operation.

PECL/LVDS/AMI Input Port Selection

The choice of PECL or LVDS compatibility is programmed via the *cnfg_differential_inputs* register. Unused PECL differential inputs should be fixed with one input *High* (VDD) and the other input *Low* (GND), or set in LVDS mode and left floating, in which case one input is internally pulled *High* and the other *Low*.

An AMI port supports a composite clock, consisting of a 64 kHz AMI clock with 8 kHz boundaries marked by deliberate violations of the AMI coding rules, as specified in ITU recommendation G.703^[6]. Departures from the nominal pattern are detected within the ACS8520, and may cause reference-switching if too frequent. See section DC Characteristics: AMI Input/Output Port, for more details. If the AMI port is unused, the pins (I1 and I2) should be tied to GND.

Table 4 Input Reference Source Selection and Priority Table

Port Number	Channel Number (Bin)	Input Port Technology	Frequencies Supported	Default Priority
l1	0001	AMI	64/8 kHz (composite clock, 64 kHz + 8 kHz) Default (SONET): 64/8 kHz Default (SDH): 64/8 kHz	2
12	0010	AMI	64/8 kHz (composite clock, 64 kHz + 8 kHz) Default (SONET): 64/8 kHz Default (SDH): 64/8 kHz	3
13	0011	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	4
14	0100	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	5
15	0101	LVDS/PECL LVDS default	Up to 155.52 MHz (see Note (ii)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	6
16	0110	PECL/LVDS PECL default	Up to 155.52 MHz (see Note (ii)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	7
17	0111	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	8
18	1000	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	9
19	1001	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	10
I10	1010	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	11
l11	1011	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (Master) (SONET): 1.544 MHz Default (Master) (SDH): 2.048 MHz Default (Slave) 6.48 MHz	12/1 (Note (iii))
l12	1100	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 1.544 MHz Default (SDH): 2.048 MHz	13



FINAL

DATASHEET

Table 4 Input Reference Source Selection and Priority Table (cont...)

Port Number	Channel Number (Bin)	Input Port Technology	Frequencies Supported	Default Priority
l13	1101	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 1.544 MHz Default (SDH): 2.048 MHz	14
114	1110	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 1.544 MHz Default (SDH): 2.048 MHz	15

Notes: (i) TTL ports (compatible also with CMOS signals) support clock speeds up to 100 MHz, with the highest spot frequency being 77.76 MHz. The actual spot frequencies are: 2 kHz, 4 kHz, 8 kHz (and N x 8 kHz), 1.544 MHz (SONET)/2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz. SONET or SDH input rate is selected via Reg. 34 Bit 2, ip_sonsdhb).

- (ii) PECL and LVDS ports support the spot clock frequencies listed above plus 155.52 MHz (and 311.04 MHz for TO6 only).
- (iii) Input port I11 is set at priority 12 on the Master SETS IC and priority 1 on the Slave SETS IC, as default on power up (or PORB). The default setup of Master or Slave I11 priority is determined by the MSTSLVB pin.

Clock Quality Monitoring

Clock quality is monitored and used to modify the priority tables of the local and remote ACS8520 devices. The following parameters are monitored:

- 1. Activity (toggling).
- 2. Frequency (this monitoring is only performed when there is no irregular operation of the clock or loss of clock condition).

In addition, input ports I1 and I2 carry AMI-encoded composite clocks which are monitored by the AMI-decoder blocks. Loss of signal is declared by the decoders when either the signal amplitude falls below +0.3 V or there is no activity for 1 ms.

Any reference source that suffers a loss-of-activity or clock-out-of-band condition will be declared as unavailable.

Clock quality monitoring is a continuous process which is used to identify clock problems. There is a difference in dynamics between the selected clock and the other reference clocks. Anomalies occurring on non-selected reference sources affect only that source's suitability for selection, whereas anomalies occurring on the selected clock could have a detrimental impact on the accuracy of the output clock.

Anomalies detected by the activity detector are integrated in a Leaky Bucket Accumulator. Occasional anomalies do not cause the Accumulator to cross the alarm setting threshold, so the selected reference source is retained. Persistent anomalies cause the alarm setting threshold to be crossed and result in the selected reference source being rejected.

Anomalies on the currently locked-to input reference clock, whether affecting signal purity or signal frequency, could induce jitter or frequency offsets in the output clock, leading to anomalous behavior. Anomalies on the selected clock, therefore, have to be detected as they occur and the phase locked loop must be temporarily isolated until the clock is once again pure. The clock monitoring process cannot be used for this because the high degree of accuracy required dictates that the process be slow. To achieve the immediacy required by the phase locked loop requires an alternative mechanism. The phase locked loop itself contains a fast activity detector such that within approximately two missing input clock cycles, a no-activity flag is raised and the DPLL is frozen in Holdover mode. This flag can also be read as the main_ref_failed bit (from Reg. 06, Bit 6) and can be set to indicate a phase lost state by enabling Reg. 73, Bit 6. With the DPLL in Holdover mode it is isolated from further disturbances. If the input becomes available again before the activity or frequency monitor rejection alarms have been raised, then the DPLL will continue to lock to the input, with little disturbance. In this scenario, with the DPLL in the "locked" state, the DPLL uses "nearest edge locking" mode (±180° capture) avoiding cycle slips or glitches caused by trying to lock to an edge 360° away, as would happen with traditional PLLs.

Activity Monitoring

The ACS8520 has a combined inactivity and irregularity monitor. The ACS8520 uses a Leaky Bucket Accumulator, which is a digital circuit which mimics the operation of an analog integrator, in which input pulses increase the output amplitude but die away over time. Such integrators

DATASHEET



ADVANCED COMMUNICATIONS FINAL

are used when alarms have to be triggered either by fairly regular defect events, which occur sufficiently close together, or by defect events which occur in bursts. Events which are sufficiently spread out should not trigger the alarm. By adjusting the alarm setting threshold, the point at which the alarm is triggered can be controlled. The point at which the alarm is cleared depends upon the decay rate and the alarm clearing threshold.

On the alarm setting side, if several events occur close together, each event adds to the amplitude and the alarm will be triggered quickly; if events occur a little more spread out, but still sufficiently close together to overcome the decay, the alarm will be triggered eventually. If events occur at a rate which is not sufficient to overcome the decay, the alarm will not be triggered. On the alarm clearing side, if no defect events occur for a sufficient time, the amplitude will decay gradually and the alarm will be cleared when the amplitude falls below the alarm clearing threshold. The ability to decay the amplitude over time allows the importance of defect events to be reduced as time passes by. This means that, in the case of isolated events, the alarm will not be set, whereas, once the alarm becomes set, it will be held on until normal operation has persisted for a suitable time (but if the operation is still erratic, the alarm will remain set). See Figure 3.


Figure 3 Inactivity and Irregularity Monitoring

There is one Leaky Bucket Accumulator per input channel. Each Leaky Bucket can select from four Configurations (Leaky Bucket Configuration 0 to 3). Each Leaky Bucket Configuration is programmable for size, alarm set and reset thresholds, and decay rate.

Each source is monitored over a 128 ms period. If, within a 128 ms period, an irregularity occurs that is not deemed to be due to allowable jitter/wander, then the Accumulator is incremented.

The Accumulator will continue to increment up to the point that it reaches the programmed Bucket size. The "fill rate" of the Leaky Bucket is, therefore, 8 units/second. The "leak rate" of the Leaky Bucket is programmable to be in multiples of the fill rate (x 1, x 0.5, x 0.25 and x 0.125) to give a programmable leak rate from 8 units/sec down to 1 unit/sec. A conflict between trying to "leak" at the same time as a "fill" is avoided by preventing a leak when a fill event occurs.

Disqualification of a non-selected reference source is based on inactivity, or on an out-of-band result from the frequency monitors. The currently selected reference source can be disqualified for phase, frequency, inactivity or if the source is outside the DPLL lock range. If the currently selected reference source is disqualified, the next highest priority, qualified reference source is selected.





FINAL

DATASHEET

Interrupts for Activity Monitors

The loss of the currently selected reference source will eventually cause the input to be considered invalid, triggering an interrupt. The time taken to raise this interrupt is dependant on the Leaky Bucket Configuration of the activity monitors. The fastest Leaky Bucket setting will still take up to 128 ms to trigger the interrupt. The interrupt caused by the brief loss of the currently selected reference source is provided to facilitate very fast source failure detection if desired. It is triggered after missing just a couple of cycles of the reference source. Some applications require the facility to switch downstream devices based on the status of the reference sources. In order to provide extra flexibility, it is possible to flag the main_ref_failed interrupt (Reg. 06 Bit 6) on the pin TDO. This is simply a copy of the status bit in the interrupt register and is independent of the mask register settings. The bit is reset by writing to the interrupt status register in the normal way. This feature can be enabled and disabled by writing to Reg. 48 Bit 6.

Leaky Bucket Timing

The time taken (in seconds) to raise an inactivity alarm on a reference source that has previously been fully active (Leaky Bucket empty) will be:

where n is the number of the Leaky Bucket Configuration. If an input is intermittently inactive then this time can be longer. The default setting of *cnfg_upper_threshold_n* is 6, therefore the default time is 0.75 s.

The time taken (in seconds) to cancel the activity alarm on a previously completely inactive reference source is calculated, for a particular Leaky Bucket, as:

where:

a = cnfg_decay_rate_n
b = cnfg_bucket_size_n
c = cnfg_lower_threshold_n
(where n = the number of the relevant Leaky
Bucket Configuration in each case).

The default setting is shown in the following:

$$[2^{1} \times (8 - 4)] / 8 = 1.0 \text{ secs}$$

Frequency Monitoring

The ACS8520 performs frequency monitoring to identify reference sources which have drifted outside the

acceptable frequency range measured with respect either to the output clock or to the XO clock.

The $sts_reference_sources$ out-of-band alarm for a particular reference source is raised when the reference source is outside the acceptable frequency range. With the default register settings a soft alarm is raised if the drift is outside ± 11.43 ppm and a hard alarm is raised if the drift is outside ± 15.24 ppm. Both of these limits are programmable from 3.8 ppm up to 61 ppm.

The ACS8520 DPLL has a programmable lock and capture range frequency limit up to ± 80 ppm (default is ± 9.2 ppm).

Selection of Input Reference Clock Source

Under normal operation, the input reference sources are selected automatically by an order of priority. But, for special circumstances, such as chip or board testing, the selection may be forced by configuration.

Automatic operation selects a reference source based on its pre-defined priority and its current availability. A table is maintained which lists all reference sources in the order of priority. This is initially defined by the default configuration and can be changed via the microprocessor interface by the Network Manager. In this way, when all the defined sources are active and valid, the source with the highest programmed priority is selected but, if this source fails, the next-highest source is selected, and so on.

Restoration of repaired reference sources is handled carefully to avoid inadvertent disturbance of the output clock. For this, the ACS8520 has two modes of operation; Revertive and Non-revertive.

In Revertive mode, if a re-validated (or newly validated) source has a higher priority than the reference source which is currently selected, a switch over will take place. Many applications prefer to minimize the clock switching events and choose Non-revertive mode.

In Non-revertive mode, when a re-validated (or newly validated) source has a higher priority then the selected source will be maintained. The re-validation of the reference source will be flagged in the *sts_sources_valid* register and, if not masked, will generate an interrupt.

Selection of the re-validated source can take place under software control or if the currently selected source fails.

To enable software control, the software should briefly enable Revertive mode to effect a switch-over to the



FINAL

DATASHEET

higher priority source. When there is a reference available with higher priority than the selected reference, there will be NO change of reference source as long as the Non-revertive mode remains on, and the currently selected source is valid. A failure of the selected reference will always trigger a switch-over regardless of whether Revertive or Non-revertive mode has been chosen.

Also, in a Master/Slave redundancy-protection scheme, the Slave device(s) must follow the Master device. The alignment of the Master and Slave devices is part of the protection mechanism. The availability of each source is determined by a combination of local and remote monitoring of each source. Each input reference source supplied to each ACS8520 device is monitored locally and the results are made available to other devices.

Forced Control Selection

A configuration register, $force_select_reference_source$ Reg. 33, controls both the choice of automatic or forced selection and the selection itself (when forced selection is required). For Automatic choice of source selection, the 4 LSB bit value is set to all zeros or all ones (default). To force a particular input (I_n), the Bit value is set to n (bin). Forced selection is not the normal mode of operation, and the $force_select_reference_source$ variable is defaulted to the all-ones value on reset, thereby adopting the automatic selection of the reference source.

Automatic Control Selection

When an automatic selection is required, the force_select_reference_source register LSB 4 bits must be set to all zeros or all ones. The configuration registers, cnfg_ref_selection_priority, held in the µP port block, consist of seven, 8-bit registers organized as one 4-bit register per input reference port. Each register holds a 4-bit value which represents the desired priority of that particular port. Unused ports should be given the value, 0000, in the relevant register to indicate they are not to be included in the priority table. On power-up, or following a reset, the whole of the configuration file will be defaulted to the values defined by Table 4. The selection priority values are all relative to each other, with lowervalued numbers taking higher priorities. Each reference source should be given a unique number; the valid values are 1 to 15 (dec). A value of zero disables the reference source. However if two or more inputs are given the same priority number those inputs will be selected on a first in, first out basis. If the first of two same priority number sources goes invalid the second will be switched in. If the

first then becomes valid again, it becomes the second source on the first in, first out basis, and there will not be a switch. If a third source with the same priority number as the other two becomes valid, it joins the priority list on the same first in, first out basis. There is no implied priority based on the channel numbers. Revertive/Non-revertive mode has no effect on sources with the same priority value.

The input port I11 is also for the connection of the synchronous clock of the TO output of the Master device (or the active-Slave device), to be used to align the TO output with the Master (or active-Slave) device if this device is acting in a subordinate-Slave or subordinate-Master role.

Ultra Fast Switching

A reference source is normally disqualified after the Leaky Bucket monitor thresholds have been crossed. An option for a faster disqualification has been implemented, whereby if Reg. 48 Bit 5 (*ultra_fast_switch*) is set, then a loss of activity of just a few reference clock cycles will set the *main_ref_failed* alarm and cause a reference switch. This can be configured (see Reg. 06, Bit 6) to cause an interrupt to occur instead of, or as well as, causing the reference switch.

The sts_interrupts register Reg. 06 Bit 6 (main_ref_failed) is used to flag inactivity on the reference that the device is locked to much faster than the activity monitors can support. If Reg. 48 Bit 6 of the cnfg_monitors register (los_flag_on_TDO) is set, then the state of this bit is driven onto the TDO pin of the device.

Note... The flagging of the loss of the main reference failure on TDO is simply allowing the status of the sts_interrupt bit main_ref_failed (Reg. 06 Bit 6) to be reflected in the state of the TDO output pin. The pin will, therefore, remain High until the interrupt is cleared. This functionality is not enabled by default so the usual JTAG functions can be used. When the TDO output from the ACS8520 is connected to the TDI pin of the next device in the JTAG scan chain, the implementation should be such that a logic change caused by the action of the interrupt on the TDI input should not effect the operation when JTAG is not active.

Fast External Switching Mode-SCRSW Pin

Fast external switching mode, for fast switching between inputs I3 or I5 and I4 or I6, can also be triggered directly from a dedicated pin SRCSW (Figure 4), once the mode has been initialized.



FINAL


DATASHEET

The mode is initialized by either holding SRCSW pin High during reset (SRCSW must remain High for at least a further 251 ms after PORB has gone High - see following Note), or by writing to Reg. 48 Bit 4. After External Protection Switching mode has been initialized, the value on this pin directly selects either I3/I5 (SRCSW High) or I4/I6 (SRCSW Low). If this mode is initialized at reset by pulling the SRCSW pin High, then it configures the default frequency tolerance of I3/I5 and I4/I6 to \pm 80 ppm (Reg. 41 and Reg. 42) as opposed to the normal frequency tolerance of \pm 9.2 ppm. Any of these registers can be subsequently set by external software, if required.

Note... The 251 ms comprises 250 ms allowance for the internal reset to be removed plus 1 ms allowance for APLLs to start-up and become stable.

Selection of either input I3 or I5 is determined by the Priority value of I3; if the programmed priority of I3 is 0, then I5 is selected. Similarly, I6 is selected if the programmed priority of I4 is 0.

Figure 4 13/15 and 14/16 Switching



When external protection switching is enabled, the device will operate as a simple switch. All clock monitoring is disabled and the DPLL will simply be forced to try to lock on to the indicated reference source. Consequently the device will always indicate "locked" state in the sts_operating register (Reg. 09, Bits [2:0]).

Output Clock Phase Continuity on Source Switchover

If either PBO is selected on (default), or, if DPLL frequency limit is set to less than ± 30 ppm or (± 9.2 ppm default), the device will always comply with GR-1244-CORE^[19] specification for Stratum 3 (maximum rate of phase change of 81 ns/1.326 ms), for all input frequencies.

Modes of Operation

The ACS8520 has three primary modes of operation (Free-run, Locked and Holdover) supported by three secondary, temporary modes (Pre-locked, Lost-phase and Pre-locked2). These are shown in the State Transition Diagram for the TO DPLL, Figure 5.

The ACS8520 can operate in Forced or Automatic control. On reset, the ACS8520 reverts to Automatic Control, where transitions between states are controlled completely automatically. Forced Control can be invoked by configuration, allowing transitions to be performed under external control. This is not the normal mode of operation, but is provided for special occasions such as testing, or where a high degree of hands-on control is required.

Free-run Mode

The Free-run mode is typically used following a power-on-reset or a device reset before network synchronization has been achieved. In the Free-run mode, the timing and synchronization signals generated from the ACS8520 are based on the 12.800 MHz clock frequency provided from the external oscillator and are not synchronized to an input reference source. By default, the frequency of the output clock is a fixed multiple of the frequency of the external oscillator, and the accuracy of the output clock is equal to the accuracy of the oscillator. However the external oscillator frequency can be calibrated to improve its accuracy by a software calibration routine using register *cnfg_nominal_frequency* (Reg. 3C and 3D). For example a 500 ppm offset crystal could be made to look like one accurate to within ±0.02 ppm.

The transition from Free-run to Pre-locked occurs when the ACS8520 selects a reference source.

Pre-locked Mode

The ACS8520 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[19] specification, if the selected reference source is of good quality. If the device cannot achieve lock within 100 seconds, it reverts to Free-run mode and another reference source is selected.

Locked Mode

The Locked mode is entered from Pre-locked, Pre-locked2 or Phase-lost mode when an input reference source has been selected and the DPLL has locked. The DPLL is



FINAL

DATASHEET

considered to be locked when the phase loss/lock detectors (see "Phase Lock/Loss Detection" on page 21) indicate that the DPLL has remained in phase lock continuously for at least one second. When the ACS8520 is in Locked mode, the output frequency and phase tracks that of the selected input reference source.

Lost-phase Mode

Lost-phase mode is used whenever the phase loss/lock detectors (see "Phase Lock/Loss Detection" on page 21) indicate that the DPLL has lost phase lock. The DPLL will still be trying to lock to the input clock reference, if it exists. If the Leaky Bucket Accumulator calculates that the anomaly is serious, the device disqualifies the reference source. If the device spends more than 100 seconds in Lost-phase mode, the reference is disqualified and a phase alarm is raised on it. If the reference is disqualified, one of the following transitions takes place:

- 1. Go to Pre-locked2;
 - If a known good stand-by source is available.
- 2. Go to Holdover;
 - If no stand-by sources are available.

Holdover Mode

Holdover mode is the operating condition the device enters when its currently selected input source becomes invalid, and no other valid replacement source is available. In this mode, the device resorts to using stored frequency data, acquired when the input reference source was still valid, to control its output frequency.

In Holdover mode, the ACS8520 provides the timing and synchronization signals to maintain the Network Element but is not phase locked to any input reference source. Its output frequency is determined by an averaged version of the DPLL frequency when last in the Locked Mode.

Holdover can be configured to operate in either:

- Automatic mode
 (Reg. 34 Bit 4, cnfg_input_mode: man_holdover set Low), or
- Manual mode
 (Reg. 34 Bit 4, cnfg_input_mode: man_holdover set High).

Automatic Mode

In Automatic mode, the device can be configured to operate using either:

- Averaged (Reg. 40 Bit 7, cnfg_holdover_modes, auto_averaging: set High), or
- Instantaneous (Reg. 40 Bit 7, cnfg_holdover_modes, auto_averaging: set Low).

Averaged

In the Averaged mode, the frequency (as reported by sts_current_DPLL_frequency, see Reg. OC, Reg. OD and Reg. O7) is filtered internally using an Infinite Impulse Response filter, which can be set to either:

- Fast (Reg. 40 Bit 6, cnfg_holdover_modes, fast_averaging: set High), giving a -3 dB filter response point corresponding to a period of approximately eight minutes, or
- Slow (Reg. 40 Bit 6, cnfg_holdover_modes, fast_averaging: set Low) giving a -3 dB filter response point corresponding to a period of approximately 110 minutes.

Instantaneous

In Instantaneous mode, the DPLL freezes at the frequency it was operating at the time of entering Holdover mode. It does this by using only its internal DPLL integral path value (as reported in Reg. OC, OD, and O7) to determine output frequency. The DPLL proportional path is not used so that any recent phase disturbances have a minimal effect on the Holdover frequency. The integral value used can be viewed as a filtered version of the locked output frequency over a short period of time. The period being in inverse proportion to the DPLL bandwidth setting.

Manual Mode


(Reg. 34 Bit 4, cnfq_input_mode, man_holdover set High.) The Holdover frequency is determined by the value in register cnfg_holdover_frequency (Reg. 3E, Reg. 3F, and part of Reg. 40). This is a 19-bit signed number, with a LSB resolution of 0.0003068 ppm, which gives an adjustment range of ±80 ppm. This value can be derived from a reading of register sts_current_DPLL_frequency (Reg. OD, Reg. OC and Reg. O7), which gives, in the same format, an indication of the current output frequency deviation, which would be read when the device is locked. If required, this value could be read by external software and averaged over time. The averaged value could then be fed to the *cnfg_holdover_frequency* register, ready for setting the averaged frequency value when the device enters Holdover mode. The sts_current_DPLL_frequency value is internally derived from the Digital Phase Locked Loop (DPLL) integral path, which represents a short-term average measure of the current frequency, depending on the locked loop bandwidth (Reg. 67) selected.



FINAL

DATASHEET

Figure 5 Automatic Mode Control State Diagram (TO DPLL)



Note... The state diagram above is for TO DPLL only, and the 3-bit state value refers to the register sts_operating Reg. 09 Bits [2:0] TO_DPLL_operating _mode. By contrast, the T4 DPLL has only automatic operation and can be in one of only two possible states: "Instantaneous Automatic Holdover" with zero frequency offset (its start-up state), or "Locked". The T4 DPLL states are not configurable by the User and there is no "Free-run" state.



FINAL

DATASHEET

It is also possible to combine the internal averaging filters with some additional software filtering. For example the internal fast filter could be used as an anti-aliasing filter and the software could further filter this before determining the actual Holdover frequency. To support this feature, a facility to read out the internally averaged frequency has been provided. By setting Reg. 40, Bit 5, <code>cnfg_holdover_modes</code>, <code>read_average</code>, the value read back from the <code>cnfg_holdover_frequency</code> register will be the filtered value. The filtered value is available regardless of what actual Holdover mode is selected. Clearly this results in the register not reading back the data that was written to it.

Example: Software averaging to eliminate temperature drift.

Select Manual Holdover mode by setting Reg. 34 Bit 4, cnfg_input_mode, man_holdover High.

Select Fast Holdover Averaging mode by setting Reg. 40 Bit 6, *cnfg_holdover_modes*, *auto_averaging High* and Reg. 40 Bit 7 *High*.

Select to be able to read back filtered output by setting Reg. 40 Bit 5, cnfg_holdover_modes, read_average High.

Software periodically reads averaged value from the *cnfg_holdover_frequency* register and the temperature (not supplied from ACS8520). Software processes frequency and temperature and places data in software look-up table or other algorithm. Software writes back appropriate averaged value into the *cnfg_holdover_frequency* register.

Once Holdover mode is entered, software periodically updates the *cnfg_holdover_frequency* register using the temperature information (not supplied from ACS8520).

Mini-holdover Mode

Holdover mode so far described refers to a state to which the internal state machine switches as a result of activity or frequency alarms, and this state is reported in Reg. 09. To avoid the DPLL's frequency being pulled off as a result of a failed input, then the DPLL has a fast mechanism to freeze its current frequency within one or two cycles of the input clock source stopping. Under these circumstances the DPLL enters Mini-holdover mode; the Mini-holdover frequency used being determined by Reg. 40, Bits [4:3], cnfq_holdover_modes, mini_holdover_mode.

Mini-holdover mode only lasts until one of the following happens:

- A new source has been selected, or
- The state machine enters Holdover mode, or
- The original fault on the input recovers.

External Factors Affecting Holdover Mode

If the external TCXO/OCXO frequency is varying due to temperature fluctuations in the room, then the instantaneous value can be different from the average value, and then it may be possible to exceed the 0.05 ppm limit (depending on how extreme the temperature fluctuations are). It is advantageous to shield the TCXO/OCXO to slow down frequency changes due to drift and external temperature fluctuations.

The frequency accuracy of Holdover mode has to meet the ITU-T, ETSI and Telcordia performance requirements. The performance of the external oscillator clock is critical in this mode, although only the frequency stability is important - the stability of the output clock in Holdover is directly related to the stability of the external oscillator.

Pre-locked2 Mode

This state is very similar to the Pre-Locked state. It is entered from the Holdover state when a reference source has been selected and applied to the phase locked loop. It is also entered if the device is operating in Revertive mode and a higher-priority reference source is restored.

Upon applying a reference source to the phase locked loop, the ACS8520 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[19] specification, if the selected reference source is of good quality.

If the device cannot achieve lock within 100 seconds, it reverts to Holdover mode and another reference source is selected.

DPLL Architecture and Configuration

A Digital PLL gives a stable and consistent level of performance that can be easily programmed for different dynamic behavior or operating range. It is not affected by operating conditions or silicon process variations. Digital synthesis is used to generate all required SONET/SDH output frequencies. The digital logic operates at 204.8 MHz that is multiplied up from the external 12.800 MHz oscillator module. Hence the best resolution



FINAL

DATASHEET

of the output signals from the DPLL is one 204.8 MHz cycle or 4.9 ns.

Additional resolution and lower final output jitter is provided by a de-jittering Analog PLL that reduces the 4.9 ns p-p jitter from the digital down to 500 ps p-p and 60 ps RMS as typical final outputs measured broadband (from 10 Hz to 1 GHz).

This arrangement combines the advantages of the flexibility and repeatability of a DPLL with the low jitter of an APLL. The DPLLs in the ACS8520 are uniquely very programmable for all PLL parameters of bandwidth (from 0.1 Hz up to 70 Hz), damping factor (from 1.2 to 20), frequency acceptance and output range (from 0 to 80 ppm, typically 9.2 ppm), input frequency (12 common SONET/SDH spot frequencies) and input-to-output phase offset (in 6 ps steps up to 200 ns). There is no requirement to understand the loop filter equations or detailed gain parameters since all high level factors such as overall bandwidth can be set directly via registers in the microprocessor interface. No external critical components are required for either the internal DPLLs or APLLs, providing another key advantage over traditional discrete designs.

The T4 DPLL is similar in structure to the T0 DPLL, but since the T4 is only providing a clock synthesis and input to output frequency translation function, with no defined requirement for jitter attenuation or input phase jump absorption, then its bandwidth is limited to the high end and the T4 does not incorporate many of the Phase Buildout and adjustment facilities of the T0 DPLL.

TO DPLL Main Features

- Two programmable DPLL bandwidth controls (Locked and Acquisition bandwidth), each with 10 steps from 0.1 Hz to 70 Hz
- Programmable damping factor: For optional faster locking and peaking control. Factors = 1.2, 2.5, 5, 10 or 20
- Multiple phase lock detectors
- Input to output phase offset adjustment (Master/Slave), ±200 ns, 6 ps resolution step size
- PBO phase offset on source switching disturbance down to ±5 ns
- Multi-cycle phase detection and locking, programmable up to ±8192 UI - improves jitter tolerance in direct lock mode

- Holdover frequency averaging with a choice of averaging times: 8 minutes or 110 minutes and value can be read out
- Multiple E1 and DS1 outputs supported
- Low jitter MFrSync (2 kHz) and FrSync (8 kHz) outputs.

T4 DPLL Main Features

- A single programmable DPLL bandwidth control: 18 Hz, 35 Hz, or 70 Hz
- Programmable damping factor: For optional faster locking and peaking control. Factors = 1.2, 2.5, 5, 10 or 20
- Multiple phase lock detectors
- Multi-cycle phase detection and locking, programmable up to ±8192 UI - improves jitter tolerance in direct lock mode
- DS3/E3 support (44.736 MHz / 34.368 MHz) at same time as OC-N rates from TO
- Low jitter E1/DS1 options at same time as OC-N rates from T0
- Frequencies of n x E1/DS1 including 16 and 12 x E1, and 16 and 24 x DS1 supported
- Low jitter MFrSync (2 kHz) and FrSync (8 kHz) outputs
- Can use the T4 DPLL as an Independent FrSync DPLL
- Can use the phase detector in T4 DPLL to measure the input phase difference between two inputs.

The structure of the TO and T4 PLLs are shown later in Figure 11 in the section on output clock ports. That section also details how the DPLLs and particular output frequencies are configured. The following sections detail some component parts of the DPLL.

TO DPLL Automatic Bandwidth Controls

In Automatic Bandwidth Selection mode (Reg. 3B Bit 7), the TO DPLL bandwidth setting is selected automatically from the Acquisition Bandwidth or Locked Bandwidth configurations programmed in <code>cnfg_TO_DPLL_acq_bw</code> Reg. 69 and <code>cnfg_TO_DPLL_locked_bw</code> Reg. 67 respectively. If this mode is not selected, the DPLL acquires and locks using only the bandwidth set by .



FINAL

DATASHEET

Phase Detectors

A Phase and Frequency detector is used to compare input and feedback clocks. This operates at input frequencies up to 77.76 MHz. The whole DPLL can operate at spot frequencies from 2 kHz up to 77.76 MHz (155.52 MHz is internally divided down to 77.76 MHz). A common arrangement however is to use Lock8k mode (See Reg. 22 to 2D, Bit 6) where all input frequencies are divided down to 8 kHz internally. Marginally better MTIE figures may be possible in direct lock mode due to more regular phase updates. This direct locking capability is one of the unique features of the ACS8520.

A patented multi-phase detector is used in order to give an infinitesimally small input phase resolution combined with large jitter tolerance. The following phase detectors are used:

- Phase and frequency detector (±360° or ±180° range)
- An Early/ Late Phase detector for fine resolution
- A multi-cycle phase detector for large input jitter tolerance (up to 8191 UI), which captures and remembers phase differences of many cycles between input and feedback clocks.

The phase detectors can be configured to be immune to occasional missing input clock pulses by using nearest edge detection ($\pm 180^{\circ}$ capture) or the normal $\pm 360^{\circ}$ phase capture range which gives frequency locking. The device will automatically switch to nearest edge locking when the multi-UI phase detector is not enabled, and the other phase detectors have detected that phase lock has been achieved. It is possible to disable the selection of nearest edge locking via Reg. 03 Bit 6 set to 1. In this setting, frequency locking will always be enabled.

The balance between the first two types of phase detector employed can be adjusted via registers 6A to 6D. The default settings should be sufficient for all modes. Adjustment of these settings affects only small signal overshoot and bandwidth.

The multi-cycle phase detector is enabled via Reg. 74, Bit 6 set to 1 and the range is set in exponentially increasing steps from ±1 UI, 3 UI, 7 UI, 15 UI ... up to 8191 UI via Reg. 74, Bits [3:0]. When this detector is enabled it keeps a track of the correct phase position over many cycles of phase difference to give excellent jitter tolerance. This provides an alternative to switching to Lock8k mode as a method of achieving high jitter tolerance.

An additional control (Reg. 74 Bit 5) enables the multiphase detector value to be used in the final phase value as part of the DPLL loop. When enabled by setting *High*, the multi cycle phase value will be used in the loop and gives faster pull in (but more overshoot). The characteristics of the loop will be similar to Lock8k mode where again large input phase differences contribute to the loop dynamics. Setting the bit *Low* only uses a max figure of 360 degrees in the loop and will give slower pullin but gives less overshoot. The final phase position that the loop has to pull in to is still tracked and remembered by the multi-cycle phase detector in either case.

Phase Lock/Loss Detection

Phase lock/loss detection is handled in several ways. Phase loss can be triggered from:

- The fine phase lock detector, which measures the phase between input and feedback clock
- The coarse phase lock detector, which monitors whole cycle slips
- Detection that the DPLL is at min or max frequency
- Detection of no activity on the input.

Each of these sources of phase loss indication is individually enabled via register bits (see Reg. 73, 74 and 4D). Phase lock or lost is used to determine whether to switch to nearest edge locking and whether to use acquisition or normal bandwidth settings for the DPLL. Acquisition bandwidth is used for faster pull in from an unlocked state.

The coarse phase lock detector detects phase differences of n cycles between input and feedback clocks, where n is set by Reg. 74, Bits [3:0]; the same register that is used for the coarse phase detector range, since these functions go hand in hand. This detector may be used in the case where it is required that a phase loss indication is not given for reasonable amounts of input jitter and so the fine phase loss detector is disabled and the coarse detector is used instead.

Damping Factor Programmability

The DPLL damping factor is set by default to provide a maximum wander gain peak of around 0.1 dB. Many of the specifications (e.g. GR-1244-CORE^[19], G.812^[10] and G.813^[11]) specify a wander transfer gain of less than 0.2 dB. GR-253^[17] specifies jitter (not wander) transfer of less than 0.1 dB. To accommodate the required levels of transfer gain, the ACS8520 provides a choice of damping



FINAL

DATASHEET

factors, with more choice given as the bandwidth setting increases into the frequency regions classified as jitter. Table 5 shows which damping factors are available for selection at the different bandwidth settings, and what the corresponding jitter transfer approximate gain peak will be.

Table 5 Available Damping Factors for different DPLL Bandwidths, and associated Jitter Peak Values

Bandwidth	Reg. 6B [2:0]	Damping Factor selected	Gain Peak/ dB
0.1 Hz to 4 Hz	1, 2, 3, 4, 5	5	0.1
8 Hz	1	2.5	0.2
	2, 3, 4, 5	5	0.1
18 Hz	1	1.2	0.4
	2	2.5	0.2
	3, 4, 5	5	0.1
35 Hz	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4, 5	10	0.06
70 Hz	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4	10	0.06
	5	20	0.03

Local Oscillator Clock

The Master system clock on the ACS8520 should be provided by an external clock oscillator of frequency 12.800 MHz. The clock specification is important for meeting the ITU/ETSI and Telcordia performance requirements for Holdover mode. ITU and ETSI specifications permit a combined drift characteristic, at constant temperature, of all non-temperature-related parameters, of up to 10 ppb per day. The same specifications allow a drift of 1 ppm over a temperature range of 0 to +70°C.

Table 6 ITU and ETSI Specification

Parameter	Value
Tolerance	±4.6 ppm over 20 year lifetime
Drift (Frequency Drift over supply voltage range of +2.7 V to +3.3 V)	±0.05 ppm/15 seconds @ constant temp.
	±0.01 ppm/day @ constant temp.
	±1 ppm over temp. range 0 to +70°C

Telcordia specifications are somewhat tighter, requiring a non-temperature-related drift of less than 40 ppb per day and a drift of 280 ppb over the temperature range 0 to $+50^{\circ}$ C. Please contact Semtech for information on crystal oscillator suppliers

Table 7 Telcordia GR-1244 CORE Specification

Parameter	Value
Tolerance	±4.6 ppm over 20 year lifetime
Drift (Frequency Prift	±0.05 ppm/15 seconds @ constant temp.
(Frequency Drift over supply	±0.04 ppm/15 seconds @ constant temp.
voltage range of +2.7 V to +3.3 V)	±0.28 ppm/over temp. range 0 to +50°C

Crystal Frequency Calibration

The absolute crystal frequency accuracy is less important than the stability since any frequency offset can be compensated by adjustment of register values in the IC. This allows for calibration and compensation of any crystal frequency variation away from its nominal value. ±50 ppm adjustment would be sufficient to cope with most crystals, in fact the range is an order of magnitude larger due to the use of two 8-bit register locations. The setting of the *conf_nominal_frequency* register allows for this adjustment. An increase in the register value increases the output frequencies by 0.0196229 ppm for each LSB step.

The default register value (in decimal) = 39321 (9999 hex) = 0 ppm offset. The minimum to maximum offset range of the register is 0 to 65535 dec, giving an adjustment range of -771 ppm to +514 ppm of the output frequencies, in 0.0196229 ppm steps.

Example: If the crystal was oscillating at 12.800 MHz + 5 ppm, then the calibration value in the register to give a - 5 ppm adjustment in output frequencies to compensate for the crystal inaccuracy, would be: 39321 - (5/0.0196229) = 39066 (dec) = 989A (hex).



FINAL

DATASHEET

Output Wander

Wander and jitter present on the output clocks are dependent on:

- The magnitudes of wander and jitter on the selected input reference clock (in Locked mode)
- The internal wander and jitter transfer characteristic (in Locked mode)
- The jitter on the local oscillator clock
- The wander on the local oscillator clock (in Holdover mode).

Wander and jitter are treated in different ways to reflect their differing impacts on network design. Jitter is always strongly attenuated, whilst wander attenuation can be varied to suit the application and operating state. Wander and jitter attenuation is performed using a digital phase locked loop (DPLL) with a programmable bandwidth. This gives a transfer characteristic of a low pass filter, with a programmable pole. It is sometimes necessary to change the filter dynamics to suit particular circumstances - one example being when locking to a new source, the filter can be opened up to reduce locking time and can then be tightened again to remove wander. A change between different bandwidths for locking and for acquisition is handled automatically within the ACS8520.

There may be a phase shift across the ACS8520 between the selected input reference source and the output clock over time, mainly caused by frequency wander in the external oscillator module. Higher stability XOs will give better performance for MTIE. The oscillator becomes more critical at DPLL bandwidth near to or below 0.1 Hz since the rate of change of the DPLL may be slow compared to the rate of change of the oscillator frequency. Shielding of the OCXO or TCXO can further slow down the rate of change of temperature and hence frequency, thus improving output wander performance.

The phase shift may vary over time but will be constrained to lie within specified limits. The phase shift is characterized using two parameters, MTIE (Maximum Time Interval Error) and TDEV (Time Deviation) which, although being specified in all relevant specifications, differ in acceptable limits in each one.

Typical measurements for the ACS8520 are shown in Figure 6, for Locked mode operation. Figure 7 shows a typical measurement of Phase Error accumulation in Holdover mode operation.

The required performance for phase variation during Holdover is specified in several ways and depends on the relevant specification (See "References" on page 146), for example:

- 1. ETSI ETS-300 462-5^[4], Section 9.1, requires that the short-term phase error during switchover (i.e. Locked to Holdover to Locked) be limited to an accumulation rate no greater than 0.05 ppm during a 15 second interval.
- 2. ETSI ETS-300 462-5^[4], Section 9.2, requires that the long-term phase error in the Holdover mode should not exceed

$$\{(a1 + a2)S + 0.5bS^2 + c\}$$

where

a1 = 50 ns/s (allowance for initial frequency offset)

a2 = 2000 ns/s (allowance for temperature variation)

 $b = 1.16x10^{-4} \text{ ns/s}^2$ (allowance for ageing)

c = 120 ns (allowance for entry into Holdover mode).

S = Elapsed time (s) after loss of external ref. input

- 3. ANSI Tin1.101-1999^[1], Section 8.2.2, requires that the phase variation be limited so that no more than 255 slips (of 125 µs each) occur during the first day of Holdover. This requires a frequency accuracy better than:
 - $((24x60x60)+(255x125\mu s))/(24x60x60) = 0.37$ ppm Temperature variation is not restricted, except to within the normal bounds of 0 to 50°C.
- 4. Telcordia GR-1244-CORE^[19], Section 5.2, shows that an initial frequency offset of 50 ppb is permitted on entering Holdover, whilst a drift over temperature of 280 ppb is allowed; an allowance of 40 ppb is permitted for all other effects.
- 5. ITU G.822^[12], Section 2.6, requires that the slip rate during category (b) operation (interpreted as being applicable to Holdover mode operation) be limited to less than 30 slips (of 125 µs each) per hour.

 $((60 \times 60) + (30 \times 125 \mu s))/(60 \times 60)) = 1.042 ppm$

FINAL

DATASHEET

Figure 6 Maximum Time Interval Error and Time Deviation of TO PLL Output Port





Figure 7 Phase Error Accumulation of TO PLL Output Port in Holdover Mode





FINAL

DATASHEET

Jitter and Wander Transfer

The ACS8520 has a programmable jitter and wander transfer characteristic. This is set by the DPLL bandwidth. The -3 dB jitter transfer attenuation point can be set in the range from 0.1 Hz to 70 Hz in 10 steps. The wander and jitter transfer characteristic is shown in Figure 8. Wander on the local oscillator clock will not have a significant effect on the output clock whilst in Locked mode, provided that the DPLL bandwidth is set high enough so that the DPLL can compensate quickly enough for any frequency changes in the crystal.

In Free-run or Holdover mode wander on the crystal is more significant. Variation in crystal temperature or supply voltage both cause drifts in operating frequency, as does ageing. These effects must be limited by careful selection of a suitable component for the local oscillator, as specified in the section See Local Oscillator Clock.

Phase Build-out


Phase Build-out (PBO) is the function to minimize phase transients on the output SEC clock during input reference switching. If the currently selected input reference clock source is lost (due to a short interruption, out of frequency detection, or complete loss of reference) the second, next highest priority reference source will be selected, and a PBO event triggered.

ITU-T G.813^[11] states that the maximum allowable short-term phase transient response, resulting from a switch from one clock source to another, with Holdover mode entered in between, should be a maximum of 1 µs over a 15 second interval. The maximum phase transient or jump should be less than 120 ns at a rate of change of less than 7.5 ppm and the Holdover performance should be better than 0.05 ppm. The ACS8520 performance is well within this requirement. The typical phase disturbance on clock reference source switching will be less than 5 ns on the ACS8520.

When a PBO event is triggered, the device enters a temporary Holdover state. When in this temporary state, the phase of the input reference is measured, relative to the output. The device then automatically accounts for any measured phase difference and adds the appropriate phase offset into the DPLL to compensate. Following a PBO event, whatever the phase difference on change of input, the output phase transient is minimized to be no greater than 5 ns.

On the ACS8520, PBO can be enabled, disabled or frozen using the microprocessor interface. By default, it is enabled. When PBO is enabled, PBO can also be frozen (at the current offset setting). The device will then ignore any further PBO events occurring on any subsequent

Figure 8 Sample of Wander and Jitter Measured Transfer Characteristics





FINAL

DATASHEET

reference switch, and maintain the current phase offset. If PBO is disabled while the device is in the Locked mode, there may be a phase shift on the output SEC clocks as the DPLL locks back to 0 degrees phase error. The rate of phase shift will depend on the programmed bandwidth. Enabling PBO whilst in the Locked stated will also trigger a PBO event.

PBO Phase Offset

In order to minimize the systematic (average) phase error for PBO, a PBO Phase Offset can be programmed in 0.101 ns steps in the $cnfg_phase_offset_pbo$ register, Reg.72. The range of the programmable PBO phase offset is restricted to ± 1.4 ns. This can be used to eliminate an accumulation of phase shifts in one direction.

Input to Output Phase Adjustment

When PBO is off, such that the system always tries to align the outputs to the inputs at the 0° position, there is a mechanism provided in the ACS8520 for precise fine tuning of the output phase position with respect to the input. This can be used to compensate for circuit and board wiring delays. The output phase can be adjusted in 6 ps steps up to 200 ns in a positive or negative direction. The phase adjustment actually changes the phase position of the feedback clock so that the DPLL adjusts the output clock phases to compensate. The rate of change of phase is therefore related to the DPLL bandwidth. For the DPLL to track large instant changes in phase, either Lock8k mode should be on, or the coarse phase detector should be enabled. Register cnfg_phase_offset at Reg. 70 and 71 controls the output phase, which is only used when Phase Build-out is off (Reg. 48, Bit 2 = 0 and Reg. 76, Bit 4 = 0).

Input Wander and Jitter Tolerance

The ACS8520 is compliant to the requirements of all relevant standards, principally ITU Recommendation G.825^[15], ANSI DS1.101-1999^[1], Telcordia GR1244, GR253, G812, G813 and ETS 300 462-5 (1997).

All reference clock inputs have a tight frequency tolerance but a generous jitter tolerance. Pull-in, hold-in and pull-out ranges are specified in Table 8. Minimum jitter tolerance masks are specified in Figures 9 and 10, and Tables 8 and 10, respectively. The ACS8520 will tolerate wander and jitter components greater than those shown in Figure 9 and Figure 10, up to a limit determined by a combination of the apparent long-term frequency offset caused by wander and the eye-closure caused by jitter (the input source will be rejected if the offset pushes the frequency outside the hold-in range for long enough to be detected, whilst the signal will also be rejected if the eye closes sufficiently to affect the signal purity). Either the Lock8k mode, or one of the extended phase capture ranges should be engaged for high jitter tolerance according to these masks.

All reference clock ports are monitored for quality, including frequency offset and general activity. Single short-term interruptions in selected reference clocks may not cause re- arrangements, whilst longer interruptions, or multiple, short-term interruptions, will cause rearrangements, as will frequency offsets which are sufficiently large or sufficiently long to cause loss-of-lock in the phase-locked loop. The failed reference source will be removed from the priority table and declared as unserviceable, until its perceived quality has been restored to an acceptable level.



FINAL

DATASHEET


Table 8 Input Reference Source Jitter Tolerance

Jitter Tolerance	Frequency Monitor Acceptance Range	Frequency Acceptance Range (Pull-in)	Frequency Acceptance Range (Hold-in)	Frequency Acceptance Range (Pull-out)
G.703 ^[6] G.783 ^[9] G.823 ^[13]	±16.6 ppm	±4.6 ppm (see Note (i)) ±9.2 ppm (see Note (ii))	±4.6 ppm (see Note (i)) ±9.2 ppm (see Note (ii))	±4.6 ppm (see Note (i)) ±9.2 ppm (see Note (ii))
GR-1244-CORE ^[19]	-			

Notes: (i) The frequency acceptance and generation range will be ± 4.6 ppm around the required frequency when the external crystal frequency accuracy is within a tolerance of ± 4.6 ppm.

(ii) The fundamental acceptance range and generation range is ± 9.2 ppm with an exact external crystal frequency of 12.800 MHz. This is the default DPLL range, the range is also programmable from 0 to 80 ppm in 0.08 ppm steps.

Figure 9 Minimum Input Jitter Tolerance (OC-3/STM-1)



Note...For inputs supporting G.783^[9] compliant sources.)

Table 9 Amplitude and Frequency Values for Jitter Tolerance (OC-3/STM-1)

STM level	Peak to peak amplitude (unit Interval)			Frequency (Hz)											
	AO	A 1	A2	А3	A4	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9
STM-1	2800	311	39	1.5	0.15	12 u	178 u	1.6 m	15.6 m	0.125	19.3	500	6.5 k	65 k	1.3



FINAL

DATASHEET

Figure 10 Minimum Input Jitter Tolerance (DS1/E1)




Table 10 Amplitude and Frequency Values for Jitter Tolerance (DS1/E1)

Туре	Spec.	Amplitude (UI p-p)		Frequency (Hz)			
		A1	A2	F1	F2	F3	F4
DS1	GR-1244-CORE ^[19]	5	0.1	10	500	8 k	40 k
E1	ITU G.823 ^[13]	1.5	0.2	20	2.4 k	18 k	100

Using the DPLLs for Accurate Frequency and Phase Reporting

The frequency monitors in the ACS8520 perform frequency monitoring with a programmable acceptable limit of up to ±60.96 ppm. The resolution of the measurement is 3.8 ppm and the measured frequency can be read back from Reg. 4C, with channel selection at Reg. 4B. For more accurate measurement of both frequency and phase, the TO and T4 DPLLs and their phase detectors, can be used to monitor both input frequency and phase. The T0 DPLL is always monitoring the currently locked to source, but if the T4 path is not used then the T4 DPLL can be used as a roving phase and frequency meter. Via software control it could be switched to monitor each input in turn and both the phase and frequency can be reported with a very fine resolution.

The registers $sts_current_dpll_frequency$ (Reg. OC, Reg. OD and Reg. O7) report the frequency of either the TO or T4 DPLL with respect to the external crystal XO frequency (after calibration via Reg. 3C, 3D if used). The selection of T4 or T0 DPLL reporting is made via Reg. 4B, Bit 4. The value is a 19-bit signed number with one LSB representing 0.0003068 ppm (range of ± 80 ppm). This value is actually the integral path value in the DPLL, and as such corresponds to an averaged measurement of the

input frequency, with an averaging time inversely proportional to the DPLL bandwidth setting. Reading this regularly can show how the currently locked source is varying in value e.g. due to frequency wander on its input.

The input phase, as seen at the DPLL phase detector, can be read back from register <code>sts_current_phase</code>, Reg. 77 and 78. TO or T4 DPLL phase detector reporting is again controlled by Reg. 4B, Bit 4. One LSB corresponds to approximately 0.7 degrees phase difference. For the T0 DPLL this will be reporting the phase difference between the input and the internal feedback clock. The phase result is internally averaged or filtered with a -3 dB attenuation point at approximately 100 Hz. For low DPLL bandwidths, 0.1 Hz for example, this measured phase information from the T0 DPLL gives input phase wander in the frequency band from for example 0.1 Hz to 100 Hz. This could be used to give a crude input MTIE measurement up to an observation period of approximately 1000 seconds using external software.

In addition, the T4 DPLL phase detector can be used to make a phase measurement between two inputs. Reg. 65, Bit 7 is used to switch one input to the T4 phase detector over to the current T0 input. The other phase detector input remains connected to the selected T4 input source, the selected source can be forced via Reg. 35,



FINAL

DATASHEET

Bits [3:0], or changed via the T4 priority (Reg. 18 to 1E, when Reg. 4B, Bit 4 = 1).

Consequently the phase detector from the T4 DPLL could be used to measure the phase difference between the currently selected source and the stand-by source, or it could be used to measure the phase wander of all stand-by sources with respect to the current source by selecting each input in sequence. An MTIE and TDEV calculation could be made for each input via external processing.

Configuration for Redundancy Protection

When two ACS8520 devices are to be used in a redundancy-protection scheme within a Network Element (NE), one will be designated as Master, one as Slave.

Table 11 How to Align Outputs of Two ACS8520 *Devices*

Action	Result
If possible, one device (the nominated Slave) should lock to the other device (the nominated Master).	With the Slave locked to the Master, their output frequencies will be guaranteed to be the same.
All programmed priorities within the two devices should be the same, except for the fact that (1)the Master output is designated the highest priority input on the Slave.(2) the Slave output is designated zero priority (disabled) on the Master. (Reg. 18 to 1E)	These two actions ensure that if the Master device fails, the Slave device will switch to lock to the same source that the Master was locked to before it failed.
Any input detected as invalid in one device should be disabled within the other device. (Reg. 0E/0F & 30/31)	
Phase Build-out should be disabled on the Slave whilst it is locked to the Master.	This will ensure that the phase of the Slave is locked to the phase of the Master. It also enables the use of the Phase offset control register to compensate for delays between the Master and Slave.
Revertive mode should be enabled.	This will ensure that the Slave locks to the Master although it may have been locked to another source previously.
The bandwidth of the Slave should be set higher than that of the Master (it is recommended to configure the slave with the highest supported bandwidth).	This ensures that any transient occurring on the output of the Master is followed as closely as possible on the Slave.

It is expected that an NE will use the TO output for its internal operations. The phase of the outputs from the T4 path (TO8 & TO9) will not be aligned, unless the T4 outputs are locked to the TO outputs.

In many applications, the clocks supplied into the system are required to be aligned not only in frequency, but also in phase between the Master and Slave devices. This ensures minimal disturbance when any clock sink switches between Master and Slave.

In order to ensure that the outputs of the two ACS8520s are always aligned in frequency and phase, the procedures in Table 11 should be followed.

In order to maintain the conditions outlined in Table 11 it is necessary for software systems to maintain monitoring and control functions. These monitoring functions should either poll the device or respond to interrupts in order to maintain the correct settings within the two devices. Please refer to the descriptions or registers mentioned in Table 11 and also Regs 34, 3B, 48, 67 and 69, for more details on these associated settings. See also Application Note AN-SETS-7.

Table 12 MSTSLVB Pin Operation

MSTSLVB	Feature	Setting	Reason
1 = Master	Priority of input I11	As programmed (program 0 to ensure it gets disabled)	Make sure that the designated Master device cannot lock to the output of the Slave device.
	Phase Build-out	As programmed in register.	If the system requires PBO, then this being enabled on the Master will give the overall system performance with PBO. The slave only needs to track the Master (no PBO).
	Revertive mode	As programmed in register.	Revertive behavior of the Master in a Master/Slave system will define the overall Revertive behavior of the system.
	TO DPLL bandwidth	As programmed in register (automatic or manual).	Device selects locked or acquisition bandwidth.



FINAL

DATASHEET

Table 12 MSTSLVB Pin Operation (cont...)

MSTSLVB	Feature	Setting	Reason
0 = Slave	Priority of input I11	1 (highest priority).	When a Slave, this input is designated as that connected to the output of the Master.
	Phase Build-out	Disabled.	This ensures that the Slave locks to the Master with the minimum phase offset possible.
	Revertive mode	Enabled	This ensures that the Slave always locks to the Master when it is available.
	TO DPLL bandwidth	Forced to the acquisition bandwidth setting.	A higher bandwidth on the Slave ensures closer phase tracking.

For direct hardware control of Master or Slave operation the Master/Slave control pin (MSTSLVB) can be used to externally control some of these functions according to Table 12. These functions can also be controlled via software.

Whilst the Master and Slave outputs could be crossconnected and connected to any input on the alternative device, input I11 has been chosen as the input controlled by the MSTSLVB pin.

Alignment of Priority Tables in Master and Slave ACS8520

In a redundant system where the Slave is normally locked to the Master device, if the Master device fails the Slave device must revert to locking to the same external reference that the Master was locked to. This will ensure that minimum disturbance, both in frequency and phase, is created on the output of the Slave device due to the failure of the Master device. As stated previously (Table 11), it is recommended that the programmed priorities of the reference sources are the same in both devices, apart from the Master/Slave cross-connect inputs.

Both devices can also monitor all their reference sources and determine the validity of each source. It is recommended that the availability of valid sources are also aligned between the two devices. This is achieved by writing the value, as reported by $sts_sources_valid$

Reg. OE & OF), from one device into the *cnfg_sts_remote_sources_valid* register (Reg. 30 & 31) of the other. This will ensure that any source considered invalid by one device is also considered invalid by the other. If a failure of the Master does occur, this will ensure that the Slave will always select the reference that the Master was locked to.

T4 Generation in Master and Slave ACS8520

As specified by the I.T.U., there is no need to align the phases of the T4 outputs in Master and Slave devices. For a fully redundant system, there is a need, however, to ensure that all devices select the same reference source. As there is no need to guarantee the alignment of phase of the T4 outputs, the Slave devices T4 input does not need to lock to the Masters T4 output, but only needs to ensure that it locks to the same external reference source. The actions of aligning the priority tables and available reference sources performed for the TO outputs will be equally valid for the T4 outputs. The only difference being that the input connected to the Master's output is disabled for the T4 path (allowing it only to lock to external references). This can be easily achieved as the T4 and T0 paths have separate programmed priorities. There is no defined Holdover requirement for the T4 path.

Alignment of the Output Clock Phases in Master and Slave ACS8520

When the **ACS8520** is locked to a reference source of frequency f, the output clocks of frequency f will be inphase with the reference source (with Phase Build-out disabled). As all T0 output clocks from the **ACS8520** are derived from the same T0 frequency, any frequency greater than f at the output will be "falling edge aligned" with the output at frequency f. Any frequency less than f will be effectively a division of f, if possible. Similarly for T4, all T4 output clocks will be phase-related to the T4 input.

The effect of this relationship is that if the Master and Slave devices are cross-connected with 19.44 MHz clocks, their output clocks at 19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz & 311.04 MHz will be aligned between the 2 devices. However, their outputs of 6.48 MHz, 1.544 MHz, 2.048 MHz, 2 kHz and 8 kHz etc. would not necessarily be aligned. Whilst most applications would not be affected by the non-alignment of most of these clocks, the non-alignment of the 2 kHz and/or the 8 kHz may cause framing errors.



FINAL

DATASHEET

There are 2 ways to align the 2 kHz and/or 8 kHz outputs:

- 1. the use of the External syncing function, or
- 2. directly locking the Slave to 2 kHz or 8 kHz from the Master.

By directly locking the Slave to the 2 kHz (MFrSync) output of the Master, all frequencies output from the Slave will be in phase alignment with the same frequency generated from the Master. If the Slave is directly locked to the 8 kHz (FrSync) output from the Master, then all frequencies except for 2 kHz MFrSync outputs will be in alignment.

If using the external syncing function then two signals need to be interconnected between the Master and Slave:

- 1. the clock and,
- 2. the Sync signal.

This requires some configuration enhancements. The Sync signal is not locked to, it is sampled using the reference clock and used to realign the generated outputs. The generated outputs are still always locked to the reference clock and related to each other. Details on the Master and Slave interconnection wiring and software configuration can be found in refer to the application note AN-SETS-2. The following section describes the resynchronization operation of the MFrSync via the SYNC2K input.

MFrSync and FrSync Alignment-SYNC2K

The SYNC2K input (pin 45) is monitored by the ACS8520 for consistent phase and correct frequency and if it does not pass these quality checks, an alarm flag is raised (Reg. 08, Bit 7 and Reg. 09, Bit 7). The check for consistent phase involves checking that each input edge is within an expected timing window. The window size is set by Reg. 7C, Bits [6:4]. An internal detector senses that a correct SYNC2K signal is present and only then allows the signal to resynchronize the internal dividers that generate the 8 kHz FrSync and 2 kHz MFrSync outputs. This sequence avoids spurious resynchronizations that may otherwise occur with connections and disconnections of the SYNC2K input.

The SYNC2K input will normally be a 2 kHz frequency, only its falling edge is used. It can however be at a frequencies of 4 kHz or 8 kHz without any change to the register setups. Only alignment of the 8 kHz will be achieved in this case.

Safe sampling of the SYNC2K input is achieved by using the currently selected clock reference source to do the input sampling. This is based on the principle that FrSync alignment is being used on a Slave device that is locked to the clock reference of a Master device that is also providing the 2 kHz SYNC2K input. Phase Build-out mode should be off (Reg. 48, Bit 2 = 0). The 2 kHz MFrSync output from the Master device has its falling edge aligned with the falling edge of the other output clocks, hence the SYNC2K input is normally sampled on the rising edge of the current input reference clock, in order to provide the most margin. Some modification of the expected timing of the SYNC2K with respect to the reference clock can be achieved via Reg. 7B, Bits [1:0]. This allows for the SYNC2K input to arrive either half a reference clock cycle early or up to one and a half cycle late, hence allowing a safe sampling margin to be maintained.

A different sampling resolution is used depending on the input reference frequency and the setting of Reg. 7B Bit 6, cnfg_sync_phase. With this bit Low, the SYNC2K input sampling has a 6.48 MHz resolution, this being the preferred reference frequency to lock to from the Master, in conjunction with the SYNC2K 2 kHz, since it gives the most timing margin on the sampling and aligns all of the higher rate OC-3 derived clocks. When Bit 6 is high the SYNC2K can have a sampling resolution of either 19.44 MHz (when the current locked to reference is 19.44 MHz) or 38.88 MHz (all other frequencies). This would allow for instance a 19.44 MHz and 2 kHz pair to be used for Slave synchronization or for Line card synchronization. Reg. 7B Bit 7, indep_FrSync/MFrSync controls whether the 2 kHz MFrSync and 8 kHz FrSync outputs keep their precise alignment with the other output clocks.

When *indep_FrSync/MFrSync* Reg. 7B Bit 7 is *Low* the FrSyncs and the other higher rate clocks are not independent and their alignment on the falling 8kHz edge is maintained. This means that when Bit *Sync_OC-N_rates* is *High*, the OC-N rate dividers and clocks are also synchronized by the SYNC2K input. On a change of phase position of the SYNC2K, this could result in a shift in phase of the 6.48 MHz output clock when a 19.44 MHz precision is used for the SYNC2K input. To avoid disturbing any of the output clocks and only align the MFrSync and FrSync outputs, at the chosen level of precision, then independent Frame Sync mode can be used (Reg. 7B, Bit 7 = 1). Edge alignment of the FrSync output with other clocks outputs may then change depending on the SYNC2K sampling precision used. For



FINAL

DATASHEET

example, with a 19.44 MHz reference input clock and Reg. 7B, Bits 6 and 7 both *High* (independent mode and Sync OC-N rates), then the FrSync output will still align with the 19.44 MHz output but not with the 6.48 MHz output clock.

The FrSync and MFrSync outputs always come from the TO DPLL path. 2kHz and 8kHz outputs can also be produced at the TO1 to TO7 outputs. These can come from either the TO DPLL or from the T4 DPLL, controlled by Reg. 7A, Bit 7.

If required, this allows the T4 DPLL to be used as a separate PLL for the FrSync and MFrSync path with a 2 kHz input and 2 kHz and 8 kHz Frame Sync outputs.

Output Clock Ports

The device supports a set of main output clocks, TO and T4, and a pair of secondary Sync outputs, FrSync and MFrSync. The two main output clocks, TO and T4, are independent of each other and are individually selectable. The two secondary output clocks, FrSync and MFrSync, are derived from either TO or T4. The frequencies of the main output clocks are selectable from a range of predefined spot frequencies and a variety of output technologies are supported, as defined in Table 13.

PECL/LVDS/AMI Output Port Selection

The choice of PECL or LVDS compatibility is programmed via the *cnfg_differential_outputs* register, Reg. 3A.

AMI port, TO8, supports a composite clock, consisting of a 64 kHz AMI clock with 8 kHz boundaries marked by deliberate violations of the AMI coding rules, as specified in ITU recommendation G.703^[6]. Departures from the nominal pattern are detected within the ACS8520, and may cause reference-switching if too frequent. See "DC Characteristics: AMI Input/Output Port" on page 138., for more details.

Output Frequency Selection and Configuration

The output frequency at many of the outputs is controlled by a number of inter-dependent parameters. These parameters control the selections within the various blocks shown in Figure 11.

The ACS8520 contains two main DPLL/APLL paths. Whilst they are largely independent, there are a number of ways in which these two structures can interact. Figure 11 shows an expansion of the original Block Diagram (Figure 1) for the PLL paths.

TO DPLL and APLLs

The TO DPLL always produces 77.76 MHz regardless of either the reference frequency (frequency at the input pin of the device) or the locking frequency (frequency at the input of the DPLL Phase and Frequency Detector (PFD)).

The input reference is either passed directly to the PFD or via a pre-divider (not shown) to produce the reference input. The feedback 77.76 MHz is either divided or synthesized to generate the locking frequency.

Digital Frequency Synthesis (DFS) is a technique for generating an output frequency using a higher frequency system clock (204.8 MHz in the case of the 77.76 MHz synthesis). However, the edges of the output clock are not ideally placed in time, since all edges of the output clock will be aligned to the active edge of the system clock. This will mean that the generated clock will inherently have jitter on it equivalent to one period of the system clock.

The TO 77M forward DFS block uses DFS clocked by the 204.8 MHz system clock to synthesize the 77.76 MHz and, therefore, has an inherent 4.9 ns of p-p jitter. There is an option to use an APLL, the TO feedback APLL, to filter out this jitter before the 77.76 MHz is used to generate the feedback locking frequency in the TO feedback DFS block. This analog feedback option allows a lower jitter (<1 ns) feedback signal to give maximum performance. The digital feedback option is present so that when the output path is switched to digital feedback the two paths remain synchronized.


The TO 77M forward DFS block is also the block that handles Phase Build-out and any phase offset programmed into the device. Hence, the TO 77M forward DFS and the TO 77M output DFS blocks are locked in frequency but may be offset in phase.

The TO 77M output DFS block also uses the 204.8 MHz system clock and always generates 77.76 MHz for the output clocks (with inherent 4.9 ns of jitter). This is fed to another DFS block and to the TO output APLL. The low frequency TO LF output DFS block is used to produce three frequencies; two of them, Digital1 and Digital2, are available for selection to be produced at outputs TO1-TO7, and the third frequency can produce multiple E1/DS1 rates via the filtering APLLs. The input clock to the TO LF output DFS block is either 77.76 MHz from the TO output APLL (post jitter filtering) or 77.76 MHz direct from the TO 77M output DFS. Utilizing the clock from the TO output APLL will result in lower jitter outputs from the TO LF output DFS block.

FINAL

DATASHEET

Figure 11 PLL Block Diagram



However, when the input to the TO APLL is taken from the TO LF output DFS block, the input to that block comes directly from the TO 77M output DFS block so that a "loop" is not created.

The TO output APLL is for multiplying and filtering. The input to the TO output APLL can be either 77.76 MHz from the TO 77M output DFS block or an alternative frequency from the TO LF output DFS block (offering 77.76 MHz, 12E1, 16E1, 24DS1 or 16DS1). The frequency from the TO output APLL is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. The TO output APLL is subsequently divided by 1, 2, 4, 6, 8, 12, 16 and 48 and these are available at the TO1-TO7 outputs.

T4 DPLL & APLL

The T4 path is much simpler than the T0 path. This path offers no Phase Build-out or phase offset. The T4 input can be used to either lock to a reference clock input independent of the T0 path, or lock to the T0 path. Unlike the T0 path, the T4 forward DFS block does not always generate 77.76 MHz. The possible frequencies are listed

in the table. Similar to the TO path, the output of the T4 forward DFS block is generated using DFS clocked by the 204.8 MHz system clock and will have an inherent jitter of 4.9 ns.

The T4 feedback DFS also has the facility to be able to use the post T4 APLL (jitter-filtered) clock to generate the feedback locking frequency. Again, this will give the maximum performance by using a low jitter feedback.

The T4 output APLL block is also for multiplying and filtering. The input to the T4 output APLL can come either from the T4 forward DFS block or from the T0 path. The input to the T4 output APLL can be programmed to be one of the following:

- (a) Output from the T4 forward DFS block (12E1, 24DS1, 16E1, 16DS1, E3, DS3, OC-N),
- (b) 12E1 from TO,
- (c) 16E1 from TO,
- (d) 24DS1 from TO,
- (e) 16DS1 from TO.



FINAL

DATASHEET

The frequency generated from the T4 output APLL block is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. The T4 output APLL is subsequently divided by 2, 4, 8, 12, 16, 48 and 64 and these are available at the TO1-TO7 outputs.

The TO8 and TO9 outputs are driven from either the T4 or the T0 path. The TO10 and TO11 outputs are always generated from the T0 path. Reg.7A Bit 7 selects whether the source of the 2 kHz and 8 kHz outputs available from TO1-TO7 is derived from either the T0 or the T4 paths.

Output Frequency Configuration Steps

The output frequency selection is performed in the following steps:

1. Does the application require the use of the T4 path as an independent PLL path or not. If not, then the T4

- path can be utilized to produce extra frequencies locked to the TO path.
- Refer to Table 15, Frequency Divider Look-up, to choose a set of output frequencies- one for each path, T4 and T0. Only one set of frequencies can be generated simultaneously from each path.
- 3. Refer to the Table 15 to determine the required APLL frequency to support the frequency set.
- 4. Refer to Table 16, TO APLL Frequencies, and Table 17, T4 APLL Frequencies, to determine what mode the TO and T4 paths need to be configured in, considering the output jitter level.
- Refer to Table 18, TO1 TO7 output Frequency Selection, and the column headings in Table 15, Frequency Divider Look-up, to select the appropriate frequency from either of the APLLs on each output as required.

Table 13 Output Reference Source Selection Table

Port Name	Output Port Technology	Frequencies Supported					
T01	TTL/CMOS						
T02	TTL/CMOS						
T03	TTL/CMOS						
T04	TTL/CMOS	requency coloction as per Table 14 and Table 10					
T05	TTL/CMOS	quency selection as per Table 14 and Table 18					
T06	LVDS/PECL (LVDS default)						
T07	PECL/LVDS (PECL default)						
T08	AMI	64/8 kHz (composite clock, 64 kHz + 8 kHz), fixed frequency.					
T09	TTL/CMOS	Fixed frequency, either 1.544 MHz or 2.048 MHz.					
T010	TTL/CMOS	FrSync, 8 kHz programmable pulse width and polarity, see Reg. 7A.					
T011	TTL/CMOS	MFrSync, 2 kHz programmable pulse width and polarity, see Reg. 7A.					

Note...1.544 MHz/2.048 MHz are shown for SONET/SDH respectively. Pin SONSDHB controls default, when High SONET is default.



FINAL

DATASHEET

Table 14 Output Frequency Selection

Frequency (MHz, unless stated otherwise)		TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)		
					rms (ps)	p-p (ns)	
2 kHz		77.76 MHz Analog	-	-	60	0.6	
2 kHz		Any digital feedback mode	-	-	1400	5	
8 kHz		77.76 MHz Analog	-	-	60	0.6	
8 kHz		Any digital feedback mode	-	-	1400	5	
1.536	(not TO4/TO5)	-	12E1 mode	Select T4 DPLL	500	2.3	
1.536	(not TO4/TO5)	-	-	Select TO DPLL 12E1	250	1.5	
1.544	(not TO4/TO5)	-	16DS1 mode	Select T4 DPLL	200	1.2	
1.544	(not TO4/TO5)	-	-	Select TO DPLL 16DS1	150	1.0	
1.544	via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13	
1.544	via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18	
2.048		-	12E1 mode	Select T4 DPLL	500	2.3	
2.048		-	-	Select TO DPLL 12E1	250	1.5	
2.048	(not TO4/TO5)	-	16E1 mode	Select T4 DPLL	400	2.0	
2.048	(not TO4/TO5)	-	-	Select TO DPLL 16E1	220	1.2	
2.048	(not TO6)	12E1 mode	-	-	900	4.5	
2.048	via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13	
2.048	via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18	
2.059		-	16DS1 mode	Select T4 DPLL	200	1.2	
2.059		-	-	Select TO DPLL 16DS1	150	1.0	
2.059	(not TO6)	16DS1 mode	-	-	760	2.6	
2.316	(not TO4/TO5)	-	24DS1 mode	Select T4 DPLL	110	0.75	
2.316	(not TO4/TO5)	-	-	Select TO DPLL 24DS1	110	0.75	
2.731		-	16E1 mode	Select T4 DPLL	400	1.5	
2.731		-	-	Select TO DPLL 16E1	220	1.2	
2.731	(not TO6)	16E1 mode	-	-	250	1.6	
2.796	(not TO4/TO5)	-	DS3 mode	Select T4 DPLL	110	1.0	
3.088		-	24DS1 mode	Select T4 DPLL	110	0.75	
3.088		-	-	Select TO DPLL 24DS1	110	0.75	
3.088	(not TO6)	24DS1 mode	-	-	110	0.75	
3.088	via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13	
3.088	via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18	



FINAL

DATASHEET

Table 14 Output Frequency Selection (cont...)

Frequen	cy (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)		
					rms (ps)	p-p (ns)	
3.728		-	DS3 mode	Select T4 DPLL	110	1.0	
4.096	via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13	
4.096	via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18	
4.296	(not TO4/TO5)	-	E3 mode	Select T4 DPLL	120	1.0	
4.86	(not TO4/TO5)	-	77.76 MHz mode	Select T4 DPLL	60	0.6	
5.728		-	E3 mode	Select T4 DPLL	120	1.0	
6.144		12E1 mode	-	-	900	4.5	
6.144		-	12E1 mode	Select T4 DPLL	500	2.3	
6.144		-	-	Select TO DPLL 12E1	250	1.5	
6.176		16DS1 mode	-	-	760	2.6	
6.176		-	16DS1 mode	Select T4 DPLL	200	1.2	
6.176		-	-	Select TO DPLL 16DS1	150	1.0	
6.176	via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13	
6.176	via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18	
6.48		-	77.76 MHz mode	Select T4 DPLL	60	0.6	
6.48	(not TO6)	77.76 MHz analog	-	-	60	0.6	
6.48	(not TO6)	77.76 MHz digital	-	-	60	0.6	
8.192		12E1 mode	-	-	900	4.5	
8.192		16E1 mode	-	-	250	1.6	
8.192		-	16E1 mode	Select T4 DPLL	400	2.0	
8.192		-	-	Select TO DPLL 16E1	220	1.2	
8.192	via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13	
8.192	via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18	
8.235		16DS1 mode	-	-	760	2.6	
9.264		24DS1 mode	-	-	110	0.75	
9.264		-	24DS1 mode	Select T4 DPLL	110	0.75	
9.264		-	-	Select TO DPLL 24DS1	110	0.75	
10.923		16E1 mode	-	-	250	1.6	
11.184		-	DS3 mode	Select T4 DPLL	110	1.0	
12.288		12E1 mode	-	-	900	4.5	
12.288		-	12E1 mode	Select T4 DPLL	500	2.3	



FINAL

DATASHEET

Table 14 Output Frequency Selection (cont...)

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	p-p (ns)
12.288	-	-	Select TO DPLL 12E1	250	1.5
12.352	24DS1 mode	-	-	110	0.75
12.352	16DS1 mode	-	-	760	2.6
12.352	-	16DS1 mode	Select T4 DPLL	200	1.2
12.352	-	-	Select TO DPLL 16DS1	150	1.0
12.352 via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13
12.352 via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18
16.384	12E1 mode	-	-	900	4.5
16.384	16E1 mode	-	-	250	1.6
16.384	-	16E1 mode	Select T4 DPLL	400	2.0
16.384	-	-	Select TO DPLL 16E1	220	1.2
16.384 via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13
16.384 via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18
16.469	16DS1 mode	-	-	760	2.6
17.184	-	E3 mode	Select T4 DPLL	120	1.0
18.528	24DS1 mode	-	-	110	0.75
18.528	-	24DS1 mode	Select T4 DPLL	110	0.75
18.528	-	-	Select TO DPLL 24DS1	110	0.75
19.44	77.76 MHz analog	-	-	60	0.6
19.44	77.76 MHz digital	-	-	60	0.6
19.44	-	77.76MHz mode	Select T4 DPLL	60	0.6
21.845	16E1 mode	-	-	250	1.6
22.368	-	DS3 mode	Select T4 DPLL	110	1.0
24.576	12E1 mode	-	-	900	4.5
24.576	-	12E1 mode	Select T4 DPLL	500	2.3
24.576	-	-	Select TO DPLL 12E1	250	1.5
24.704	24DS1 mode	-	-	110	0.75
24.704	16DS1 mode	-	-	760	2.6
24.704	-	16DS1 mode	Select T4 DPLL	200	1.2
24.704	-	-	Select TO DPLL 16DS1	150	1.0
25.92	77.76 MHz analog	-	-	60	0.6



FINAL

DATASHEET

Table 14 Output Frequency Selection (cont...)

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	p-p (ns)
25.92	77.76 MHz digital	-	-	60	0.6
32.768	16E1 mode	-	-	250	1.6
32.768	-	16E1 mode	Select T4 DPLL	400	2.0
32.768	-	-	Select TO DPLL 16E1	220	1.2
34.368	-	E3 mode	Select T4 DPLL	120	1.0
37.056	24DS1 mode	-	-	110	0.75
37.056	-	24DS1 mode	Select T4 DPLL	110	0.75
37.056	-	-	Select TO DPLL 24DS1	110	0.75
38.88	77.76 MHz analog	-	-	60	0.6
38.88	77.76 MHz digital	-	-	60	0.6
38.88	-	77.76 MHz mode	Select T4 DPLL	60	0.6
44.736	-	DS3 mode	Select T4 DPLL	110	1.0
49.152 (TO4/TO5 only)	-	12E1 mode	Select T4 DPLL	500	2.3
49.152 (TO4/TO5 only)	-	-	Select TO DPLL 12E1	250	1.5
49.152 (TO6/TO7 only)	12E1 mode	-	-	900	4.5
49.408 (TO4/TO5 only)	-	16DS1 mode	Select T4 DPLL	200	1.2
49.408 (TO4/TO5 only)	-	-	Select TO DPLL 16DS1	150	1.0
49.408 (TO6/TO7 only)	16DS1 mode	-	-	760	2.6
51.84	77.76 MHz analog	-	-	60	0.6
51.84	77.76 MHz digital	-	-	60	0.6
65.536 (TO4/TO5 only)	-	16E1 mode	Select T4 DPLL	400	2.0
65.536 (TO4/TO5 only)	-	-	Select TO DPLL 16E1	220	1.2
65.536 (TO6/TO7 only)	16E1 mode	-	-	250	1.6
68.736	-	E3 mode	Select T4 DPLL	120	1.0
74.112 (TO4/TO5 only)	-	24DS1 mode	Select T4 DPLL	110	0.75
74.112 (TO4/TO5 only)	-	-	Select TO DPLL 24DS1	110	0.75
74.112 (TO6/TO7 only)	24DS1 mode	-	-	110	0.75
77.76	77.76 MHz analog	-	-	60	0.6
77.76	77.76 MHz digital	-	-	60	0.6
77.76	-	77.76 MHz mode	Select T4 DPLL	60	0.6
89.472 (TO4/TO5 only)	-	DS3 mode	Select T4 DPLL	110	1.0



FINAL

DATASHEET

Table 14 Output Frequency Selection (cont...)

Frequency (MHz, unless stated otherwise)		TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Le	Jitter Level (typ)	
					rms (ps)	p-p (ns)	
98.304	(TO6 only)	12E1 mode	-	-	900	4.5	
98.816	(TO6 only)	16DS1 mode	-	-	760	2.6	
131.07	(TO6 only)	16E1 mode	-	-	250	1.6	
137.47	(TO4/TO5 only)	-	E3 mode	Select T4 DPLL	120	1.0	
148.22	(TO6 only)	24DS1 mode	-	-	110	0.75	
155.52	(TO4/TO5 only)	-	77.76 MHz mode	Select T4 DPLL	60	0.6	
155.52	(T06/T07 only)	77.76 MHz analog	-	-	60	0.6	
155.52	(T06/T07 only)	77.76 MHz digital	-	-	60	0.6	
311.04	(TO6 only)	77.76 MHz analog	-	-	60	0.6	
311.04	(TO6 only)	77.76 MHz digital	-	-	60	0.6	

Table 15 Frequency Divider Look-up

APLL Frequency	APLL/2	APLL/4	APLL/6	APLL/8	APLL/12	APLL/16	APLL/48	APLL/64
311.04	155.52	77.76	51.84	38.88	25.92	19.44	6.48	4.86
274.944	137.472	68.376	-	34.368	-	17.184	5.728	4.296
178.944	89.472	44.736	-	22.368	-	11.184	3.728	2.796
148.224	74.112	37.056	24,704	18.528	12.352	9.264	3.088	2.316
131.072	65.536	32.768	21.84533	16.384	10.92267	8.192	2.730667	2.048
98.816	49.408	24.704	16.46933	12.352	8.234667	6.176	2.058667	1.544
98.304	49.152	24.576	16.384	12.288	8.192	6.144	2.048	1.536

Note...All frequencies in MHz



FINAL

DATASHEET

Table 16 TO APLL Frequencies

TO APLL Frequency	TO Mode	TO DPLL Frequency Control Register Bits Reg. 65 Bits[2:0]	Output Jitter Level ns (p-p)
311.04	Normal (digital feedback)	000	<0.5
311.04 MHz	Normal (analog feedback)	001	<0.5
98.304 MHz	12E1 (digital feedback)	010	<2
131.072 MHz	16E1 (digital feedback)	011	<2
148.224 MHz	24DS1 (digital feedback)	100	<2
98.816 MHz	16DS1 (digital feedback)	101	<2
-	Do not use	110	-
-	Do not use	111	-

Table 17 T4 APLL Frequencies

T4 APLL Frequency	T4 Mode	T4 Forward DFS Frequency (MHz)	T4 DPLL Frequency Control Register Bits Reg. 64 Bits [2:0]	T4 APLL for T0 Enable Register Bit Reg. 65 Bit 6	TO Frequency to T4 APLL Register Bits Reg. 65 Bits [5:4]	Output Jitter Level ns (p-p)
311.04 MHz	Squelched	77.76	000	0	XX	<0.5
311.04 MHz	Normal	77.76	001	0	XX	<0.5
98.304 MHz	12E1	24.576	010	0	XX	<0.5
131.072 MHz	16E1	32.768	011	0	XX	<0.5
148.224 MHz	24DS1	37.056 (2*18.528)	100	0	XX	<0.5
98.816 MHz	16DS1	24.704	101	0	XX	<0.5
274.944 MHz	E3	68.736 (2*34.368)	110	0	XX	<0.5
178.944 MHz	DS3	44.736	111	0	XX	<0.5
98.304 MHz	T0-12E1	-	XXX	1	00	<2
131.072 MHz	T0-16E1	-	XXX	1	01	<2
148.224 MHz	T0-24DS1	-	XXX	1	10	<2
98.816 MHz	T0-16DS1	-	XXX	1	11	<2



FINAL

DATASHEET

Table 18 TO1 - TO7 Output Frequency Selection

	Output Frequency for given "Value in Register" for each Output Port's Cnfg_output_frequency Register						
Value in Register	T01, Reg. 60 Bits [3:0]	TO2, Reg. 60 Bits [7:4]	TO3, Reg. 61 Bits [3:0]	TO4, Reg. 61 Bits [7:4]	T05, Reg. 62 Bits [3:0]	T06, Reg. 62 Bits [7:4]	T07, Reg. 63 Bits [3:0]
0000	Off	Off	Off	Off	Off	Off	Off
0001	2 kHz	2 kHz	2 kHz	2 kHz	2 kHz	2 kHz	2 kHz
0010	8 kHz	8 kHz	8 kHz	8 kHz	8 kHz	8 kHz	8 kHz
0011	Digital2	Digital2	Digital2	Digital2	Digital2	TO APLL/2	Digital2
0100	Digital1	Digital1	Digital1	Digital1	Digital1	Digital1	TO APLL/2
0101	TO APLL/48	TO APLL/48	TO APLL/48	TO APLL/48	TO APLL/48	TO APLL/1	TO APLL/48
0110	TO APLL/16	TO APLL/16	TO APLL/16	TO APLL/16	TO APLL/16	TO APLL/16	TO APLL/16
0111	TO APLL/12	TO APLL/12	TO APLL/12	TO APLL/12	TO APLL/12	TO APLL/12	TO APLL/12
1000	TO APLL/8	TO APLL/8	TO APLL/8	TO APLL/8	TO APLL/8	TO APLL/8	TO APLL/8
1001	TO APLL/6	TO APLL/6	TO APLL/6	TO APLL/6	TO APLL/6	TO APLL/6	TO APLL/6
1010	TO APLL/4	TO APLL/4	TO APLL/4	TO APLL/4	TO APLL/4	TO APLL/4	TO APLL/4
1011	T4 APLL/64	T4 APLL/64	T4 APLL/64	T4 APLL/2	T4 APLL/2	T4 APLL/64	T4 APLL/64
1100	T4 APLL/48	T4 APLL/48	T4 APLL/48	T4 APLL/48	T4 APLL/48	T4 APLL/48	T4 APLL/48
1101	T4 APLL/16	T4 APLL/16	T4 APLL/16	T4 APLL/16	T4 APLL/16	T4 APLL/16	T4 APLL/16
1110	T4 APLL/8	T4 APLL/8	T4 APLL/8	T4 APLL/8	T4 APLL/8	T4 APLL/8	T4 APLL/8
1111	T4 APLL/4	T4 APLL/4	T4 APLL/4	T4 APLL/4	T4 APLL/4	T4 APLL/4	T4 APLL/4

T4 Low Frequency Outputs

TO8 is an AMI composite clock output. If enabled, this always produces a 64 kHz/8 kHz composite clock. If enabled, TO9 always produces an E1 or DS1 frequency output. Both TO8 and TO9 are generated by DFS within either the T0 or T4 path, as controlled by Reg. 35 Bit 4. The frequencies generated from TO8 and TO9 are independent of the Mode (frequency) of either the T4 or the T0 paths. The amount of jitter generated on the TO8 and TO9 outputs will be related to the clock period of the source DFS block added to any jitter present on that clock. This is detailed in the following text.

As can be seen in the block diagram, the DFS blocks used to generate these outputs are the T4 feedback DFS block in the case of the T4 path and the T0 LF output DFS block for the T0 path. The T4 feedback DFS block is clocked by the T4 forward DFS, or its APLL. The frequency of the T4 forward DFS block can be determined by referring to Table 17 (T4 APLL frequencies). This is in the region of 65 MHz to89 MHz and can be approximated to have a

period of between 11 ns and 15 ns. The output of the T4 forward DFS block will have an inherent p-p jitter of approximately 4.9 ns. The clock to the T4 feedback DFS block will have <1 ns of jitter when the T4 path is in analog feedback mode (Reg. 35 Bit 6 = 0). However, it will have 4.9 ns when in digital feedback mode.

The TO8 output, being 64 kHz/8 kHz, can be directly divided from the clock to the T4 feedback DFS block; therefore, it will have a similar amount of jitter on it, i.e. <1 ns when using analog feedback, and 4.9 ns when using digital feedback.

The TO9 output will have more jitter because it is synthesized from the clock to the T4 feedback DFS block. The jitter, in addition to that present on the clock to the T4 feedback DFS block, will be equivalent to a period of that clock, i.e. between 11 ns and 15 ns. The jitter present on the TO9 output will range from 11 ns (when the T4 path is in DS3 mode - 89 MHz combined with analog feedback) to 20 ns (when in 16E1 mode - 65 MHz combined with digital feedback).



FINAL

DATASHEET

The T4 outputs T08 and T09 can be enabled/disabled via Reg. 63 Bits [5:4].

"Digital" Frequencies

It can be seen from Table 18 (TO1-TO7 output frequency selection) that frequencies listed as Digital1 and Digital2 can be selected. Digital1 is a single frequency selected from the range shown in Table 19. Digital2 is another single frequency selected from the same range. The TO LF output DFS block shown in the diagram and clocked either by the TO 77M output DFS block or via the TO output APLL, generates these two frequencies. The input clock frequency of the DFS is always 77.76 MHz and as such has a period of approximately 12 ns. The jitter generated on the Digital outputs is relatively high, due to the fact that they do not pass through an APLL for jitter filtering. The minimum level of jitter is when the TO path is in analog feedback mode, when the p-p jitter will be approximately 12 ns (equivalent to a period of the DFS

Figure 12 Control of 8k Options.




Table 19 Digital Frequency Selections


Digital1 Control Reg.39 Bits [5:4]	Digital1 SONET/ SDH Reg. 38 Bit5	Digital1 Frequency (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352

clock). The maximum jitter is generated when in digital feedback mode, when the total is approximately 17 ns.

TO10, TO11, 2 kHz and 8 kHz Clock Outputs

It can be seen from Table 18 (TO1 - TO7 Output Frequency Selection) that frequencies listed as 2 kHz and 8 kHz can be selected. Whilst the TO10 and TO11 outputs are always supplied from the TO path, the 2 kHz and 8 kHz options available from the TO1 - TO7 outputs are all supplied from either the TO or T4 path (Reg. 7A Bit 7).

The outputs can be either clocks (50:50 mark-space) or pulses and can be inverted. When pulses are configured on the output, the pulse width will be one cycle of the output of T03 (T03 must be configured to generate at least 1544 kHz to ensure that pulses are generated correctly). Figure 12 shows the various options with the 8 kHz controls in Reg. 7A. There is an identical arrangement with Reg. 7A Bits [1:0] and the 2 kHz/T011 outputs. Outputs T010 and T011 can be disabled via Reg. 63 Bits [7:6].



Digital2 Control Reg. 39 Bits[7:6]	Digital2 SONET/SDH Reg.38 Bit6	Digital2 Frequency (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352



FINAL

DATASHEET

Microprocessor Interface

Introduction to Microprocessor Modes

The ACS8520 incorporates a microprocessor interface, which can be configured for all common microprocessor interface types, via the bus interface mode control pins UPSEL(2:0) as defined in Table 20.

These pins are read at power up and set the interface mode.

The optional EPROM mode allows the internal registers to be loaded from the EPROM when the device comes out of "Power-On Reset" mode. The microprocessor interface type can be altered after power up by Reg. 7F, such that for instance the device could boot up in EPROM mode and then switch to Motorola mode, for example, after the EPROM data has preconditioned the device. Reading of Data from the EPROM at boot up time is handled automatically by the ACS8520. The chip select of the EPROM should be driven from the micro in the case of mixed EPROM and micro communication, in order to avoid conflict between EPROM and ACS8520 access from the microprocessor.

The following sections show the interface timings for each interface type.

Table 20 Microprocessor Interface Mode Selection

UPSEL(2:0)	Mode	Description
111 (7)	OFF	Interface disabled
110 (6)	OFF	Interface disabled
101 (5)	SERIAL	Serial uP bus interface
100 (4)	MOTOROLA	Motorola interface
011 (3)	INTEL	Intel compatible bus interface
010 (2)	MULTIPLEXED	Multiplexed bus interface
001 (1)	EPROM	EPROM read mode
000 (0)	OFF	Interface disabled

Timing diagrams for the different microprocessor modes are presented on pages 44 to 52.




FINAL

DATASHEET

Motorola Mode

In MOTOROLA mode, the device is configured to interface with a microprocessor using a 680x0 type bus as parallel data + address. Figure 13 and Figure 14 show the timing diagrams of read and write accesses for this mode.

Figure 13 Read Access Timing in MOTOROLA Mode



F8110D_007ReadAccMotor_01


Table 21 Read Access Timing in MOTOROLA Mode (for use with Figure 13)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup A valid to CSB _{falling edge}	4 ns	-	-
t _{su2}	Setup WRB valid to CSB _{falling edge}	0 ns	-	-
t _{d1}	Delay CSB _{falling edge} to AD valid (consecutive Read - Read)	12 ns	-	40 ns
	Delay CSB _{falling edge} to AD valid (consecutive Write - Read)	16 ns	-	192 ns
t _{d2}	Delay CSB _{falling edge} to DTACK _{rising edge}	-	-	13 ns
t _{d3}	Delay CSB _{rising edge} to AD high-Z	-	-	10 ns
t _{d4}	Delay CSB _{rising edge} to RDY high-Z	-	-	9 ns
t _{pw1}	CSB Low time (consecutive Read - Read)	25 ns	62 ns	-
	CSB Low time (consecutive Write - Read)	25 ns	193 ns	-
t _{pw2}	RDY High time (consecutive Read - Read)	12 ns	-	49 ns
	RDY High time (consecutive Write - Read)	12 ns	-	182 ns
t _{h1}	Hold A valid after CSB _{rising edge}	0 ns	-	-
t _{h2}	Hold WRB valid after CSB _{rising edge}	0 ns	-	-
t _{h3}	Hold CSB Low after RDY _{falling edge}	0 ns	-	-
t _p	Time between (consecutive Read - Read) accesses (CSB $_{\rm rising\ edge}$ to CSB $_{\rm falling\ edge}$)	15 ns	-	-
t _p	Time between (consecutive Write - Read) accesses (CSB $_{\mbox{\scriptsize rising edge}}$ to CSB $_{\mbox{\scriptsize falling edge}})$	160 ns	-	-

FINAL

DATASHEET

Figure 14 Write Access Timing in MOTOROLA Mode



F8110D_008WriteAccMotor_01

Table 22 Write Access Timing in MOTOROLA Mode (for use with Figure 14)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup A valid to CSB _{falling edge}	4 ns	-	-
t _{su2}	Setup WRB valid to CSB _{falling edge}	0 ns	-	-
t _{su3}	Setup AD valid before CSB _{rising edge}	8 ns	-	-
t _{d2}	Delay CSB _{falling edge} to RDY _{rising edge}	-	-	13 ns
t _{d4}	Delay CSB _{rising edge} to RDY <i>High</i> -Z	-	-	7 ns
t _{pw1}	CSB Low time	25 ns	-	180 ns
t _{pw2}	RDY High time	12 ns	-	166 ns
t _{h1}	Hold A valid after CSB _{rising edge}	8 ns	-	-
t _{h2}	Hold WRB Low after CSB _{rising edge}	0 ns	-	-
t _{h3}	Hold CSB Low after RDY _{falling edge}	0 ns	-	-
t _{h4}	Hold AD valid after CSB _{rising edge}	9 ns	-	-
t _p	Time between consecutive accesses (CSB _{rising edge} to CSB _{falling edge})	160 ns	-	-


FINAL

DATASHEET

Intel Mode

In Intel mode, the device is configured to interface with a microprocessor using a 80x86 type bus as parallel data + address. Figure 15 and Figure 16 show the timing diagrams of read and write accesses for this mode.

Figure 15 Read Access Timing in INTEL Mode



F8110D_009ReadAccIntel_01

Table 23 Read Access Timing in INTEL Mode (for use with Figure 15)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup A valid to CSB _{falling edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to RDB _{falling edge}	0 ns	-	-
t _{d1}	Delay RDB _{falling edge} to AD valid (consecutive Read - Read)	12 ns	-	40 ns
	Delay RDB _{falling edge} to AD valid (consecutive Write - Read)	12 ns	-	193 ns
t _{d2}	Delay CSB _{falling edge} to RDY active	-	-	13 ns
t _{d3}	Delay RDB _{falling edge} to RDY _{falling edge}	-	-	14 ns
t _{d4}	Delay RDB _{rising edge} to AD high-Z	-	-	10 ns
t _{d5}	Delay CSB _{rising edge} to RDY high-Z	-	-	11 ns
t _{pw1}	RDB Low time (consecutive Read - Read)	35 ns	60 ns	-
	RDB Low time (consecutive Write - Read)	35 ns	195 ns	-
t _{pw2}	RDY Low time (consecutive Read - Read)	20 ns	-	45 ns
	RDY Low time (consecutive Write - Read)	20 ns	-	182 ns
t _{h1}	Hold A valid after RDB _{rising edge}	0 ns	-	-
t _{h2}	Hold CSB Low after RDB _{rising edge}	0 ns	-	-
t _{h3}	Hold RDB Low after RDY _{rising edge}	0 ns	-	-
t _p	Time between (consecutive Read - Read) accesses (RDB _{rising edge} to RDB _{falling edge} , or RDB _{rising edge} to WRB _{falling edge})	15 ns	-	-
t _p	Time between (consecutive Write - Read) accesses (RDB _{rising edge} to RDB _{falling edge} , or RDB _{rising edge} to WRB _{falling edge})	160 ns	-	-

FINAL

DATASHEET

Figure 16 Write Access Timing in INTEL Mode




Table 24 Write Access Timing in INTEL Mode (for use with Figure 16)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup A valid to CSB _{falling edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to WRB _{falling edge}	0 ns	-	-
t _{su3}	Setup AD valid before WRB _{rising edge}	6 ns	-	-
t _{d2}	Delay CSB _{falling edge} to RDY active	-	-	13 ns
t _{d3}	Delay WRB _{falling edge} to RDY _{falling edge}	-	-	14 ns
t _{d5}	Delay CSB _{rising edge} to RDY high-Z	-	-	10 ns
t _{pw1}	WRB Low time	25 ns	185 ns	-
t _{pw2}	RDY Low time	10 ns	-	173 ns
t _{h1}	Hold A valid after WRB _{rising edge}	12 ns	-	-
t _{h2}	Hold CSB Low after WRB _{rising edge}	0 ns	-	-
t _{h3}	Hold WRB Low after RDY _{rising edge}	0 ns	-	-
t _{h4}	Hold AD valid after WRB _{rising edge}	4 ns	-	-
t _p	Time between consecutive accesses (WRB $_{rising\ edge}$ to WRB $_{falling\ edge}$ or WRB $_{rising\ edge}$ to RDB $_{falling\ edge}$)	160 ns	-	-

FINAL

DATASHEET

Multiplexed Mode

In Multiplexed Mode, the device is configured to interface with microprocessors (e.g., Intel's 80x86 family) which share bus signals between address and data. Figures 17 and 18 show the timing diagrams of read and write accesses.

Figure 17 Read Access Timing in MULTIPLEXED Mode





Table 25 Read Access Timing in MULTIPLEXED Mode (for use with Figure 17)

Symbol	Parameter	MIN	TYP	MAX	
t _{su1}	Setup AD address valid to ALE _{falling edge}	5 ns	-	-	
t _{su2}	Setup CSB _{falling edge} to RDB _{falling edge}	0 ns	-	-	
t _{d1}	Delay RDB _{falling edge} to AD data valid (consecutive Read - Read)	12 ns	-	40 ns	
	Delay RDB _{falling edge} to AD data valid (consecutive Write - Read)	17 ns	-	193 ns	
t _{d2}	Delay CSB _{falling edge} to RDY active	-	-	13 ns	
t _{d3}	Delay RDB _{falling edge} to RDY _{falling edge}	-	-	15 ns	
t _{d4}	Delay RDB _{rising edge} to AD data high-Z	-	-	10 ns	
t _{d5}	Delay CSB _{rising edge} to RDY high-Z	-	-	10 ns	
t _{pw1}	RDB Low time (consecutive Read - Read)	35 ns	60 ns	-	
	RDB Low time (consecutive Write - Read)	35 ns	200 ns	-	
t _{pw2}	RDY Low time (consecutive Read - Read)	20 ns	-	40 ns	
	RDY Low time (consecutive Write - Read)	20 ns	-	185 ns	
t _{pw3}	ALE High time	5 ns	-	-	
t _{h1}	Hold AD address valid after ALE _{falling edge}	9 ns	-	-	
t _{h2}	Hold CSB Low after RDB _{rising edge}	0 ns	-	-	
t _{h3}	Hold RDB Low after RDY _{rising edge}	0 ns	-	-	
t _{p1}	Time between ALE _{falling edge} and RDB _{falling edge}	0 ns	-	-	
t _{p2}	Time between (consecutive Read - Read) accesses (RDB _{rising edge} to ALE _{rising edge})	20 ns	-	-	
t _{p2}	Time between (consecutive Write - Read) accesses (RDB _{rising edge} to ALE _{rising edge})	160 ns	-	-	

FINAL

DATASHEET

Figure 18 Write Access Timing in MULTIPLEXED Mode



F8110D_012WriteAccMultiplex_01

Table 26 Write Access Timing in MULTIPLEXED Mode (For use with Figure 18)

Symbol	Parameter	MIN	TYP	MAX	
t _{su1}	Set up AD address valid to ALE _{falling edge}	5 ns	-	-	
t _{su2}	Set up CSB _{falling edge} to WRB _{falling edge}	0 ns	-	-	
t _{su3}	Set up AD data valid to WRB _{rising edge}	5 ns	-	-	
t _{d2}	Delay CSB _{falling edge} to RDY active	-	-	13 ns	
t _{d3}	Delay WRB _{falling edge} to RDY _{falling edge}	-	-	15 ns	
t _{d5}	Delay CSB _{rising edge} to RDY high-Z	-	-	9 ns	
t _{pw1}	WRB Low time	30 ns	188 ns	-	
t _{pw2}	RDY Low time	15 ns	-	173 ns	
t _{pw3}	ALE High time	5 ns	-	-	
t _{h1}	Hold AD address valid after ALE _{falling edge}	9 ns	-	-	
t _{h2}	Hold CSB Low after WRB _{rising edge}	0 ns	-	-	
t _{h3}	Hold WRB Low after RDY _{rising edge}	0 ns	-	-	
t _{h4}	AD data hold valid after WRB _{rising edge}	7 ns	-	-	
t _{p1}	Time between ALE _{falling edge} and WRB _{falling edge}	0 ns	-	-	
t _{p2}	Time between consecutive accesses (WRB _{rising edge} to ALE _{rising edge})	1600 ns	-	-	

FINAL

DATASHEET

Serial Mode

In SERIAL Mode, the device is configured to interface with a serial microprocessor bus. Figure 19 and Figure 20 show the timing diagrams of read and write accesses for this mode. The serial interface can be SPI compatible.

The Motorola SPI convention is such that address and data is transmitted and received MSB first. On the ACS8520, device address and data are transmitted and received LSB first. Address, read/write control and data on the SDI pin is latched into the device on the rising edge of the SCLK. During a read operation, serial data output on the SDO pin can be read out of the device on either the rising or falling edge of the SCLK depending on the logic level of CLKE (note CLKE=A(1)). For standard Motorola SPI compliance, data should be clocked out of the SDO pin on the rising edge of the SCLK so that it may be latched into the microprocessor on the falling edge of the SCLK.

The serial interface clock (SCLK) is not required to run between accesses (i.e., when CSB = 1).

Figure 19 Read Access Timing in SERIAL Mode




Table 27 Read Access Timing in SERIAL Mode (For use with Figure 19)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{d1}	Delay SCLK _{rising edge} (SCLK _{falling edge} for CLKE = 1) to SDO valid	-	-	18 ns
t _{d2}	Delay CSB _{rising edge} to SDO high-Z	-	-	16 ns



FINAL

DATASHEET

Table 27 Read Access Timing in SERIAL Mode (For use with Figure 19) (cont...)

Symbol	Parameter	MIN	TYP	MAX
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB Low after SCLK _{rising edge} , for CLKE = 0 Hold CSB Low after SCLK _{falling edge} , for CLKE = 1		-	-
t _p	Time between consecutive accesses (CSB _{rising edge} to CSB _{falling edge})	10 ns	-	-

Figure 20 Write Access Timing in SERIAL Mode




Table 28 Write Access Timing in SERIAL Mode (For use with Figure 20)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB Low after SCLK _{rising edge}	5 ns	-	-
t _p	Time between consecutive accesses (CSB _{rising edge} to CSB _{falling edge})	10 ns	-	-



FINAL

DATASHEET

EPROM Mode

This mode is suitable for use with an EPROM, in which configuration data is stored (one-way communication - status information will not be accessible). A state machine internal to the ACS8520 device will perform numerous EPROM read operations to read the data out of the EPROM. In EPROM Mode, the ACS8520 takes control of the bus as Master and reads the device set-up from an AMD AM27C64 type EPROM at lowest speed (250ns) after device set-up (system reset). The EPROM access state machine in the up interface sequences the accesses. Figure 21 shows the access timing of the device in EPROM mode.

Further information can be found in the AMD AM27C64 datasheet.

Figure 21 Access Timing in EPROM mode




Table 29 Access Timing in EPROM mode (For use with Figure 21)

Syr	mbol	Parameter	MIN	TYP	MAX
ta	acc	Delay CSB _{falling edge} or A change to AD valid	-	-	920 ns

Power-On Reset

The Power-On Reset (PORB) pin resets the device if forced *Low*. The reset is asynchronous, the minimum *Low* pulse width is 5 ns. Reset is needed to initialize all of the register values to their defaults. Reset must be asserted at power on, and may be re-asserted at any time to restore defaults. This is implemented simply using an external capacitor to GND along with the internal pull-up resistor. The ACS8520 is held in a reset state for 250 ms after the PORB pin has been pulled *High*. In normal operation PORB should be held *High*.



FINAL

DATASHEET

Register Map

Each Register, or register group, is described in the following Register Map (Table 30) and subsequent Register Description Tables.

Register Organization

The ACS8520 SETS uses a total of 118 8-bit register locations, identified by a Register Name and corresponding hexadecimal Register Address. They are presented here in ascending order of Reg. address. and each Register is organized with the most-significant bit positioned in the left-most bit, and bit significance decreasing towards the right-most bit. Some registers carry several individual data fields of various sizes, from single-bit values (e.g. flags) upwards. Several data fields are spread across multiple registers, as shown in the Register Map, Table 30. Shaded areas in the map are "don't care" and writing either 0 or 1 will not affect any function of the device. Bits labelled "Set to zero" or "Set to one" must be set as stated during initialization of the device, either following power- up, or after a Power-On Reset (POR). Failure to correctly set these bits may result in the device operating in an unexpected way.

CAUTION! Do not write to any undefined register addresses as this may cause the device to operate in a test mode. If an undefined register has been inadvertently addressed, the device should be reset to ensure the undefined registers are at default values.

Multi-word Registers

For Multi-word Registers (e.g. Reg. OC and OD), all the words have to be written to their separate addresses, and without any other access taking place, before their combined value can take effect. If the sequence is interrupted, the sequence of writes will be ignored. Reading a multi-word address freezes the other address words of a multi-word address so that the bytes all correspond to the same complete word.

Register Access

Most registers are of one of two types, configuration registers or status registers, the exceptions being the *chip_id* and *chip_revision* registers. Configuration registers may be written to or read from at any time (the complete 8-bit register must be written, even if only one bit is being modified). All status registers may be read at any time and, in some status registers (such as the *sts_interrupts* register), any individual data field may be

cleared by writing a 1 into each bit of the field (writing a 0 value into a bit will not affect the value of the bit).

Configuration Registers

Each configuration register reverts to a default value on power-up or following a reset. Most default values are fixed, but some will be pin-settable. All configuration registers can be read out over the microprocessor port.

Status Registers

The Status Registers contain readable registers. They may all be read from outside the chip but are not writeable from outside the chip (except for a clearing operation). All status registers are read via shadow registers to avoid data hits due to dynamic operation. Each individual status register has a unique location.

Interrupt Enable and Clear

Interrupt requests are flagged on pin INTREQ; the active state (*High* or *Low*) is programmable and the pin can either be driven, or set to high impedance when non-active (Reg 7D refers).

Bits in the interrupt status register are set (*High*) by:

- 1. Any reference source becoming valid or going invalid.
- 2. Change in the operating state (e.g. Locked, Holdover)
- 3. A brief loss of the currently selected reference source.
- 4. An AMI input error.

All interrupt sources, see Reg. 05, Reg. 06 and Reg. 08, are maskable via the mask register, each one being enabled by writing a 1 to the appropriate bit. Any unmasked bit set in the interrupt status register will cause the interrupt request pin to be asserted. All interrupts are cleared by writing a 1 to the bit(s) to be cleared in the status register. When all pending unmasked interrupts are cleared the interrupt pin will go inactive.

Defaults

Each Register is given a defined default value at reset and these are listed in the Map and Description Tables. However, some read-only status registers may not necessarily show the same default values after reset as those given in the tables. This is because they reflect the status of the device which may have changed in the time it takes to carry out the read, or through reasons of configuration. In the same way, the default values given for shaded areas could also take different values to those stated.



FINAL

DATASHEET

Table 30 Register Map

Register Name	SS_	= _				Dat	a Bit				
RO = Read Only	Address (hex)	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)	
			7 (11.02)	ŭ		-			·	0 (202)	
chip_id (RO)	00	48			,	umber [7:0] 8 lea	Ü				
	01	21			Device part nu	ımber [15:8] 8 m	-	its of the chip ID			
chip_revision (RO)	02	00					number [7:0]				
test_register1 (R/W)	03	14	phase_alarm	disable_180		resync_ analog	Set to 0	8K edge polarity	Set to zero	Set to zero	
sts_interrupts (R/W)		FF	18 valid	17 valid	16 valid	15 valid	14 valid	13 valid	12 valid	11 valid	
	0/	25	change	change	change	change	change	change	change	change	
	06	3F	operating_ mode	main_ref_ failed	114 valid change	I13 valid change	I12 valid change	I11 valid change	I10 valid change	19 valid change	
sts_current_DPLL_frequency, see OC/OD	07	00	00 Bits [18					Bits [18:16] of	current DPLL fr	equency	
sts_interrupts (R/W)	08	50	Sync_ip_alarm	T4_status		T4_inputs_ failed	AMI2_Viol	AMI2_LOS	AMI1_Viol	AMI1_LOS	
sts_operating (RO)	09	41	SYNC2K_ alarm	T4_DPLL_lock	TO_DPLL_freq _soft_alarm	T4_DPLL_freq _soft_alarm		TO_	_DPLL_operating	g_mode	
sts_priority_table (RO)	OA	00		Highest priority	validated source			Currently se	elected source		
→ J= · · · · · /	OB	00		0 ,	ty validated source	e		2 nd highest prior		ırce	
sts_current_DPLL_frequency[7:0]	OC	00		J pom	,	Bits [7:0] of curre	L nt DPLL freauen		,	-	
(RO) [15:8]	OD	00				Bits [15:8] of curre	•	,			
[18:16]	07	00				[] 0, 0411	2. 22 1109401	-	16] of current DF	PLL frequency	
sts_sources_valid (RO)	0F	00	18	17	16	15	14	13	12	11	
-15_500.005_vana (110)	0F	00		Ι.,	114	113	112	111	110	19	
sts_reference_sources (RO)	UI	00	Out-of-band	Out-of-band	No activity	Phase lock	Out-of-band	Out-of band	No activity	Phase lock	
Sts_reference_sources (RO) Status of inputs:			alarm (soft)	alarm (hard)	alarm	alarm	alarm (soft)	alarm (hard)	alarm	alarm	
Input pairs (1 & 2)	10	66	Status of 12 Input Status of 11 Inpu				of I1 Input				
(3 & 4)	11	66		Status of I4 Input					of I3 Input		
(5 & 6)	12	66			of 16 Input			of 15 Input			
(7 & 8)	13	66			of 18 Input			of 17 Input			
(9 & 10)	14	66	Status of 110 Input						of 19 Input		
(11 & 12)	15	66	Status of 112 Input						of I11 Input		
(13 & 14)	16	66	Status of I14 Input								
cnfg_ref_selection_priority (1 & 2)	18	32			•		Status of 113 Input programmed_priority 11				
0	19	54		programmed_priority I2 programmed_priority I4				programmed_priority I3			
							, , ,				
(5 & 6)	1A	76			ed_priority I6		programmed_priority I7				
(7 & 8)	1B	98			ed_priority I8		programmed_priority I7				
(9 & 10)	1C	BA		, 0	d_priority I10		programmed_priority 19				
(11 & 12)	1D	DC			d_priority I12		programmed_priority l11				
(13 & 14)	1E	FE		programme	d_priority I14			programmed_priority I13			
cnfg_ref_source_frequency1	20	00	Set i	to zero	bucke	et_id_1		Set	to zero		
(R/W) _2	21	00	Set i	o zero	bucke	rt_id_2		Set	to zero		
3	22	00	divn_3	lock8k_3	bucke	et_id_3		reference_sou	rce_frequency_	3	
4	23	00	divn_4	lock8k_4	bucke	et_id_4		reference_sou	rce_frequency_	4	
5	24	03	divn_5	lock8k_5	bucke	rt_id_5		reference_sou	rce_frequency_	5	
6	25	03	divn_6	lock8k_6	bucke	et_id_6		reference_sou	ırce_frequency_	6	
7	26	03	divn_7	lock8k_7	bucke	et_id_7		reference_sou	rce_frequency_	7	
8	27	03	divn_8	lock8k_8	bucke	et_id_8		reference_sou	ırce_frequency_	8	
9	28	03	divn_9	lock8k_9	bucke	et_id_9		reference_sou	rce_frequency_	9	
10	29	03	divn_10	lock8k_10		 t_id_10			rce_frequency_1		
11	2A	03	divn_11	lock8k_11		 t_id_11			rce_frequency_1		
12	2B	01	divn_12	lock8k_12		 t_id_12			rce_frequency_1		
13	2C	01	divn_13	lock8k_13		id13			rce_frequency_1		
14	2D	01	divn_14	lock8k_14		_ia_18 t_id_14			rce_frequency_1		
cnfg_sts_remote_sources_valid	30	FF	GIVII_ 14	100KUK_ 14	Ducke		channels <8:1>		oo_nequency_1	•	
(R/W)	31	3F			1	nemote status,		channels <14:9:			
cnfg_operating_mode (R/W)	32	00			L		nomore status,		> _DPLL_operating	n modo	
CITIC ODELACITIC THOUSE (R/VV)	32	UU									
force_select_reference_source	33	OF							erence_source		



FINAL

DATASHEET

Table 30 Register Map (cont...)

Register Name	SS	≝_				Data	a Bit			
RO = Read Only	ddre (hex)	Default (hex)	7 (MSB)	6	5	4	3	2	1	O (LSB)
					-					, ,
cnfg_input_mode (Bit 1 RO, otherwise R/W)	34	C2	auto_extsync_ en	phalarm_ timeout	XO_ edge	man_holdover	extsync_en	ip_sonsdhb	master_slaveb	reversion_ mode
cnfg_T4_path (R/W)	35	40	lock_T4_to_T0	T4_dig_ feedback		T4_op_ from_T0		T4_forced_ref	ference_source	•
cnfg_differential_inputs (R/W)	36	02			l .				I6_PECL	I5_LVDS
cnfg_uPsel_pins (RO)	37	02						Λ	Nicroprocessor typ	pe
cnfg_dig_outputs_sonsdh (R/W)	38	1F		dig2_sonsdh	dig1_sonsdh					
cnfg_digtial_frequencies (R/W)	39	08	digital2_i	frequency	digital1_i	frequency				
cnfg_differential_outputs (R/W)	3A	С6					T07_PE	CL_LVDS	T06_LVI	DS_PECL
cnfg_auto_bw_sel (R/W)	3B	FB	auto_BW_sel				TO_lim_int			
cnfg_nominal_frequency [7:0]	3C	99		1		Nominal fre	quency [7:0]	I.		
(R/W) [15:8]	3D	99				Nominal freq	quency [15:8]			
cnfg_holdover_frequency [7:0]	3E	00				Holdover fre	quency [7:0]			
(R/W) [15:8]	3F	00				Holdover free	quency [15:8]			
cnfg_holdover_modes (R/W)	40	88	auto_ averaging	fast_averaging	read_average	mini_hold	over_mode		over frequency [1 egisters 3E and 3	
cnfg_DPLL_freq_limit (R/W) [7:0]	41	76		ı	l	DPLL frequency	offset limit [7:0]			
[9:8]	42	00							DPLL frequency	offset limit [9:8]
cnfg_interrupt_mask (R/W) [7:0]	43	00	18 interrupt not masked	17 interrupt not masked	l6 interrupt not masked	15 interrupt not masked	14 interrupt not masked	13 interrupt not masked	I2 interrupt not masked	I1 interrupt not masked
[15:8]	44	00	Operating_ mode interrupt not masked	Main_ref_ failed interrupt not masked	I14 interrupt not masked	I13 interrupt not masked	I12 interrupt not masked	I11 interrupt not masked	I10 interrupt not masked	19 interrupt not masked
[23:16]	45	00	Sync_ip_ alarminterrupt not masked	T4_status interrupt not masked		T4_inputs_ failed interrupt not masked	AMI2_Viol interrupt not masked	AMI2_LOS interrupt not masked	AMI1_Viol interrupt not masked	AMI1_LOS interrupt not masked
cnfq_freq_divn (R/W) [7:0]	46	FF		J		divn_va	lue [7:0]		J	I
[13:8]	47	3F					divn_val	ue [13:8]		
cnfg_monitors (R/W)	48	05	freq_mon_clk	los_flag_ on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable
cnfg_freq_mon_threshold (R/W)	49	23	St	oft_frequency_ala	arm_threshold [3:	0]	ha	ard_frequency_al	arm_threshold [3	::OJ
cnfg_current_freq_mon_ threshold (R/W)	4A	23	currei	nt_soft_frequency	y_alarm_threshol	d [3:0]	currer	nt_hard_frequenc	ry_alarm_thresho	ld [3:0]
cnfg_registers_source_select (R/W)	4B	00				T4_T0_select	freque	ency_measureme	ent_channel_seled	ct [3:0]
sts_freq_measurement (R/W)	4C	00				freq_measuren	nent_value [7:0]			
cnfg_DPLL_soft_limit (R/W)	4D	8E	Freq limit Phase loss enable		DPLL	Frequency Soft A	larm Limit [6:0] F	Resolution = 0.62	'8 ppm	
cnfg_upper_threshold_0 (R/W)	50	06			U	-	alarm set thresho			
cnfg_lower_threshold_0 (R/W)	51	04			Configur	ation 0: Activity a	larm reset threst	nold [7:0]		
cnfg_bucket_size_0 (R/W)	52	08			Config	uration 0: Activity	ı alarm bucket siz	re [7:0]		
cnfg_decay_rate_0 (R/W)	53	01							Cfg 0:deca	y_rate [1:0]
cnfg_upper_threshold_1 (R/W)	54	06			Configu	ration 1: Activity	alarm set thresho	old [7:0]	•	
cnfg_lower_threshold_1 (R/W)	55	04			Configur	ation 1: Activity a	larm reset thresh	nold [7:0]		
cnfg_bucket_size_1 (R/W)	56	08			Config	uration 1: Activity	alarm bucket siz	ze [7:0]		
cnfg_decay_rate_1 (R/W)	57	01							Cfg 1:deca	y_rate [1:0]
cnfg_upper_threshold_2 (R/W)	58	06			Configu	ration 2: Activity	alarm set thresho	old [7:0]	1	
cnfg_lower_threshold_2 (R/W)	59	04			Configur	ation 2: Activity a	larm reset thresh	nold [7:0]		
cnfg_bucket_size_2 (R/W)	5A	08			Config	uration 2: Activity	alarm bucket siz	re [7:0]		
cnfg_decay_rate_2 (R/W)	5B	01							Cfg 2:deca	y_rate [1:0]
cnfg_upper_threshold_3 (R/W)	5C	06			Configu	ration 3: Activity	alarm set thresho	old [7:0]	1	
cnfg_lower_threshold_3 (R/W)	5D	04			Configur	ation 3: Activity a	larm reset thresh	nold [7:0]		
		- 00					ı alarm bucket siz			
cnfg_bucket_size_3 (R/W)	5E	08			coning	uraliori 3. Activity	alaitti bucket siz	E [7.0]		



FINAL

DATASHEET

Table 30 Register Map (cont...)

Register Name	SS (Ħ,				Dat	Data Bit			
RO = Read Only R/W = Read/Write	Addre (hex	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
cnfg_output_frequency (R/W)										
(TO1 & TO2)	60	85	output_freq_2 (TO2)				output_fr	eq_1 (TO1)		
(TO3 & TO4)	61	86		output_fre	eq_4 (TO4)			output_fr	eq_3 (TO3)	
(TO5 & TO6)	62	8A			eq_6 (TO6)				eq_5 (TO5)	
(TO7 to TO11)	63	F6	MFrSync enable	FrSync enable	TO9 enable	TO8 enable		output_freq_7 <t07></t07>		
cnfg_T4_DPLL_frequency (R/W)	64	01		Auto Disable T4 output	AMI Duty cycle	T4 SONET/ SDH selection		T4_DPLL_frequency		
cnfg_TO_DPLL_frequency (R/W)	65	01	T4 for measuring T0 phase	T4 APLL for T0 E1/DS1	TO Freq t	o T4 APLL		7	O_DPLL_frequer	тсу
cnfg_T4_DPLL_bw (R/W)	66	00							T4_DPLL_b	andwidth [1:0]
cnfg_TO_DPLL_locked_bw (R/W)	67	OB						TO_DPLL_locked		•
cnfg_TO_DPLL_acq_bw (R/W)	69	OF					7	TO_DPLL_acquisiti		
cnfg_T4_DPLL_damping (R/W)	6A	13			D2_gain_alog_8F				T4_damping [2:	=
cnfg_TO_DPLL_damping (R/W)	6B	13			D2_gain_alog_8F				TO_damping [2:	
cnfg_T4_DPLL_PD2_gain (R/W)	6C	C2	T4_PD2_gain_ enable	T4_	_PD2_gain_alog [[6:4]		T4_	PD2_gain_digita	I [2:0]
cnfg_TO_DPLL_PD2_gain (R/W)	6D	C2	TO_PD2_gain_ enable	TO_	_PD2_gain_alog [[6:4]		TO_	PD2_gain_digita	l [2:0]
cnfg_phase_offset (R/W) [7:0]	70	00		•		phase_offs	et_value[7:0]			
[15:8]	71	00				phase_offse	et_value[15:8]			
cnfg_PBO_phase_offset (R/W)	72	00					PBO_phase	e_offset [5:0]		
cnfg_phase_loss_fine_limit (R/W)	73	A2	Fine limit Phase loss enable (1)	No activity for phase loss	Test bit Set to 1			phas	se_loss_fine_lim.	t [2:0]
cnfg_phase_loss_coarse_limit (R/W)	74	85	Coarse limit Phase loss enable (2)	Wide range enable	Enable Multi Phase resp.		,	Phase loss coarse	limit in UI p-p [3	:0]
cnfg_phasemon (R/W)	76	06	Input noise window enable							
sts_current_phase (RO) [7:0]	77	00				current_µ	phase[7:0]			
[15:8]	78	00				current_p	hase[15:8]			
cnfg_phase_alarm_timeout (R/W)	79	32					Timeout value ii	n 2s intervals [5:0]	
cnfg_sync_pulses (R/W)	7A	00	2 k/8 k out from T4		<u>'</u>		8 k invert	8 k pulse enable	2 k invert	2 k pulse enable
cnfg_sync_phase (R/W)	7B	00	indep_FrSync/ MFrSync	Sync_OC-N_ rates			1	1	Sync	_phase
cnfg_sync_monitor (R/W)	7C	2B	ph_offset_ ramp	9	Sync_monitor_lim	nit		Sync_refer	ence_source	
cnfg_interrupt (R/W)	7D	02						GPO interrupt enable	Interrupt tristate enable	Interrupt polarity enable
cnfg_protection(R/W)	7E	85				protecti	ion_value	-		
cnfg_uPsel (R/W)	7F	02 *							r type (*Default v ue on UPSEL[2:0 ₎	value depends on] pins)



FINAL

DATASHEET

Register Descriptions

Address (hex): 00

Register Name	chip_id		Description	(RO) 8 least sig chip ID.	Default Value	0100 1000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	chip_id[7:0]								
Bit No.	Description			Bit Value	Value Descriptio	n			
[7:0]	<i>chip_id</i> Least significant	oyte of the 2-byte	e device ID	48 (hex)					

Address (hex): 01

Register Name	chip_id		Description	(RO) 8 most sig chip ID.	nificant bits of the	Default Value	0010 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			chip_	_id[15:8]			
Bit No.	Description			Bit Value	Value Description	n	
[7:0]	<i>chip_id</i> Most significant k	byte of the 2-byte	device ID	21 (hex)			

Register Name	chip_revision		Description	(RO) Silicon rev	ision of the device. I	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			chip_re	evision[7:0]			
Bit No.	Description			Bit Value	Value Description		
[7:0]	chip_revision Silicon revision of t	he device		00 (hex)			



FINAL

DATASHEET

Register Name	test_register1		Description		containing various not normally used).	Default Value	0001 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
phase_alarm	disable_180		resync_analog	Set to zero	8k Edge Polarity	Set to zero	Set to zero
Bit No.	Description			Bit Value	Value Description	n	
7	phase_alarm (phase_alarm endous res			0 1	TO DPLL reportin		
6	disable_180 Normally the DPL edge (±180°) for a new reference.	the first 2 secon	ds when locking to	0 1	TO DPLL automatically determines frequency lo enable. TO DPLL forced to always frequency and phase		
	that it is phase lo capture range rev to frequency and into frequency lock frequency lock to	cked after this to yerts to ±360°, we phase locking. Ficking mode may a new reference or, this may caus to 360° when the	ime, then the which corresponds Forcing the DPLL reduce the time to be by up to 2 e an unnecessary ne new and old				
5	Not used.			-	-		
4	resync_analog (a The analog outpu		e-synchronization) e a	0	Analog divider only synchronized during first 2 seconds after power-up.		
	synchronization n low frequencies b		sure phase lock at ut and the output.	1	clocks divided do with equivalent for Hence ensuring t	own from the APL requency digital of that 6.48 MHz of c with the DPLL of	clocks in the DPLL. utput clocks, and even though only a
3	Test Control Leave unchanged	d or set to 0		0	-		
2	8k Edge Polarity When lock 8k mo reference source on either the risin clock.	, this bit allows t	•	0 1	Lock to falling clo Lock to rising clo	•	
1	Test Control Leave unchanged	d or set to zero		0	-		
0	Test Control Leave unchanged	d or set to zero		0	-		



FINAL

DATASHEET

Register Name	sts_interrupts		Description	(R/W) Bits [7:0 status register	o] of the interrupt	Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
18	17	16	<i>15</i>	14	13	12	11
Bit No.	Description			Bit Value	Value Descripti	on	
7		, or invalid (if it w	has become valid vas valid). Latched I to this bit.	0 1		t changed status (anged status (valid s the input to 0.	
6		, or invalid (if it w	has become valid vas valid). Latched I to this bit.	0 1		t changed status (anged status (valid s the input to 0.	
5		, or invalid (if it w	has become valid vas valid). Latched I to this bit.	0 1		t changed status (anged status (valid s the input to 0.	
4		, or invalid (if it w	has become valid vas valid). Latched I to this bit.	0 1		t changed status (anged status (valid s the input to 0.	
3		, or invalid (if it w	has become valid vas valid). Latched I to this bit.	0 1		t changed status (anged status (valid s the input to 0.	
2		, or invalid (if it w	has become valid vas valid). Latched I to this bit.	0 1		t changed status (anged status (valid s the input to 0.	
1		, or invalid (if it w	has become valid vas valid). Latched I to this bit.	0 1		t changed status (anged status (valid s the input to 0.	
0	•	, or invalid (if it w	has become valid vas valid). Latched to this bit.	0 1		t changed status (anged status (valid s the input to 0.	



FINAL

DATASHEET

Register Name	Name sts_interrupts		Description	(R/W) bits [15: status register.	8] of the interrupt	Default Value	0011 1111		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
operating_ mode	main_ref_failed	114	<i>I13</i>	112	111	110	19		
Bit No.	Description			Bit Value	Value Description				
7	operating_mode Interrupt indicatin changed. Latched to this bit.		ating mode has oftware writing a 1	0 1	Operating mode has not changed. Operating mode has changed. Writing 1 resets the input to 0.				
6	main_ref_failed Interrupt indicatin failed. This interruinput cycles. This the input to beco generated in Free until reset by soft	upt will be raised is much quicke me invalid. This e-run or Holdove	d after 2 missing r than waiting for input is not er modes. Latched	0 1	Input to the TO DPLL is valid. Input to the TO DPLL has failed. Writing 1 resets the input to 0.				
5		or invalid (if it w	has become valid as valid). Latched to this bit.	0 1	Input I14 has not changed status (valid/invalid). Input I14 has changed status (valid/invalid). Writing 1 resets the input to 0.				
4		or invalid (if it w	B has become valid vas valid). Latched to this bit.	0 1	Input I13 has not changed status (valid/invalid Input I13 has changed status (valid/invalid). Writing 1 resets the input to 0.				
3		or invalid (if it w	2 has become valid vas valid). Latched to this bit.	0 1	Input I12 has not changed status (valid/invalid Input I12 has changed status (valid/invalid). Writing 1 resets the input to 0.				
2		or invalid (if it w	has become valid as valid). Latched to this bit.	0 1	•	ot changed status langed status (val the input to 0.			
1		or invalid (if it w) has become valid vas valid). Latched to this bit.	0 1	Input I10 has not changed status (valid/invalid Input I10 has changed status (valid/invalid). Writing 1 resets the input to 0.				
0		or invalid (if it w	has become valid vas valid). Latched to this bit.	0 1		changed status (nged status (valid the input to 0.			



ADVANCED COMMUNICATIONS FINAL DATASHEET

Address (hex): 07

Register Name	sts_current_DPLL_frequency Description [18:16]			(RO) Bits [18:1e DPLL frequency	6] of the current y.	Default Value	le 0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					sts_cur	rent_DPLL_freque	ncy[18:16]
Bit No.	Description			Bit Value	Value Descripti	on	
[7:3]	Not used.			-	-		
[2:0]	for the TO path is	<i>TO_select</i>) of Re <i>source_select</i>) = s reported.		-	See register de sts_current_DP	scription of LL_frequency at a	ddress OD hex.

Register Name	sts_interrupts		Description	(R/W) Bits [23: status register.	16] of the interrupt	Default Value	e 0101 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
Sync_ip_alarm	T4_status		T4_inputs_ failed	AMI2_Viol	AMI2_LOS	AMI1_Viol	AMI1_LOS	
Bit No.	Description			Bit Value	Value Description	on		
7	Sync_ip_alarm Interrupt indicatir monitor has hit its software writing a	s alarm limit. Lat	e Sync input ched until reset by	0 1	Input Frame Sync alarm has not occurred. Input Frame Sync alarm has occurred. Writing 1 resets the input to 0.			
6	it was locked) or	·				DPLL has not char DPLL has lost/gaii the input to 0.		
5	Not used.			-	-			
4	T4_inputs_failed Interrupt indicatir to the T4 DPLL. L writing a 1 to this	ng that no valid in atched until res	nputs are available et by software	0 1	T4 DPLL has va T4 DPLL has no Writing 1 resets	valid inputs.		
3	AMI2_Viol Interrupt indicatin occurred on input writing a 1 to this	t I2. Latched unt	iolation error has il reset by software	0 1		d no violation errord a violation error. the input to 0.		



FINAL

DATASHEET

Address (hex): 08 (cont...)

Register Name	sts_interrupts		Description	(R/W) Bits [23:16] of the interrupt Default Value 0101 00 status register.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
Sync_ip_alarm	T4_status		T4_inputs_ failed	AMI2_Viol	AMI2_LOS	AMI1_Viol	AMI1_LOS	
Bit No.	Description			Bit Value	Value Description	on		
2	AMI2_LOS Interrupt indicatir occurred on input writing a 1 to this	t I2. Latched until	OS error has reset by software	0 1	Input I2 has had no LOS error. Input I2 has had a LOS error. Writing 1 resets the input to 0.			
1	AMI1_Viol Interrupt indicating that an AMI Violation error has occurred on input I1. Latched until reset by software writing a 1 to this bit.			0 1	Input I1 has had no violation error. Input I1 has had a violation error. Writing 1 resets the input to 0.			
0	AMI1_LOS Interrupt indicatir occurred on input writing a 1 to this	t I1. Latched until	OS error has reset by software	0 1	Input I1 has had Input I1 has had Writing 1 resets	l a LOS error.		

Register Name sts_operating			Description	(RO) Current operating state of the device's internal state machine.		Default Value	0100 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SYNC2K_alarm	T4_DPLL_Lock	TO_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		TO	_DPLL_operating_	_mode
Bit No.	Description			Bit Value	Value Descripti	on	
7	SYNC2K_alarm Reports current salarm.	status of the exter	nal Sync monitor	0 1		nonitor not in alarr nonitor in alarm co	



FINAL

DATASHEET

Address (hex): 09 (cont...)

Register Name	sts_operating		Description	(RO) Current op the device's int machine.	perating state of Default Value 0100 ternal state				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SYNC2K_alarm	T4_DPLL_Lock	TO_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		TO_	TO_DPLL_operating_mode			
Bit No.	Description			Bit Value	Value Description	escription			
6	The T4 DPLL does as the T0 DPLL, features of the T as locked or unlow the T4 potentially come loss indicators at that enable them fine phase loss of the coarse phase lite. The phase the input enable from the DPLL be frequency limits T4 DPLL lock indicator at indication phase lost (or not phase lost or not phase lost or not lost of the phase lost or not phase lost or not lost of the phase lost or not lost or not lost of the phase lost or not lost of the	that the T4 DPLL 4 DPLL phase loss from four sources re enabled by the n for the T0 DPLL, detector enabled be loss detector enabled by Reg. 73 Bit 6 leing at its minimulenabled by Reg. 4 licator (at Reg. 09 on of phase lost frotor such that when the locked) is set it is a correct current state, then the coarbe temporarily discontinuous process to the	is locked by indicators, which is. The four phase same registers as follows: the by Reg. 73 Bit 7, abled by Reg. 74 m no activity on and phase loss m or maximum. D Bit 7. For the Bit 6) the bit will om the coarse n an indication of stays in that Reg. 09 Bit 6 =0). It reading of the arse phase loss abled (set ked bit can be se phase loss	0 1		ase locked to refe			
	it is always a cor the coarse phase at any time any coarse phase los slips) then this ir lock bit (Reg. 09 indicating that a requirement that disable/re-enabl	cycle slips occur these detector (which aformation is latch Bit 6) will go low a problem has occut the coarse phase e sequence is percked bit, in order	d no change to able is required. If not trigger the monitors cycle ned so that the and stay low, urred. It is then a le loss detector's formed during a to get a current						



FINAL

DATASHEET

Address (hex): 09 (cont...)

Register Name	sts_operating		Description	(RO) Current op the device's int machine.	perating state of ernal state	Default Value	0100 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SYNC2K_alarm	T4_DPLL_Lock	TO_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		TO	_DPLL_operating_	_mode
Bit No.	Description			Bit Value	Value Descripti	on	
5	and "soft" alarm extent to which i limiting. The "sof the DPLL trackin	coft_alarm s a programmable limit. The frequer t will track a refere t" limit is the poin g a reference will he status of the "s	acy limit is the ence before t beyond which cause an alarm.	0	TO DPLL tracking its reference within the limits of the programmed "soft" alarm. TO DPLL tracking its reference beyond the limits of the programmed "soft" alarm.		
4	and "soft" alarm extent to which i limiting. The "sof the DPLL trackin	oft_alarm is a programmable limit. The frequer t will track a refere tr limit is the poin g a reference will he status of the "s	ncy limit is the ence before t beyond which cause an alarm.	0	T4 DPLL tracking its reference within the limit the programmed "soft" alarm. T4 DPLL tracking its reference beyond the lim the programmed "soft" alarm.		
3	Not used.			-	-		
[2:0]		ting_mode I to report the stat nine controlling the		000 001 010 011 100 101 110	Not used. Free Run. Holdover. Not used. Locked. Pre-locked2. Pre-locked. Phase Lost.		



FINAL

DATASHEET

Register Name	sts_priority_table)	Description	(RO) Bits [7:0] priority table.	of the validated	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	Highest priority	validated source		Currently selected source					
Bit No.	Description			Bit Value	Value Description				
[7:4]	Highest priority was Reports the input priority validated NoteIf an input this field when of may have been a (cnfg_sts_remote) *When Bit 4 (T4_(cnfg_registers_s priority validated When this Bit 4 = source for the T4	channel number source. is valid and it does therwise it might, lisallowed in Reg. e. sources_valid). TO_select) of Regource_select) = Cource_select the TO the highest pri	es not appear in then the input 30 and Reg. 31 g. 4B the highest path is reported. ority validated	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110	No valid source available. Input I1 is the highest priority valid source. Input I2 is the highest priority valid source. Input I3 is the highest priority valid source. Input I4 is the highest priority valid source. Input I5 is the highest priority valid source. Input I6 is the highest priority valid source. Input I7 is the highest priority valid source. Input I8 is the highest priority valid source. Input I9 is the highest priority valid source. Input I10 is the highest priority valid source. Input I11 is the highest priority valid source. Input I12 is the highest priority valid source. Input I13 is the highest priority valid source. Input I14 is the highest priority valid source. Input I14 is the highest priority valid source. Input I14 is the highest priority valid source. Not used.				
[3:0]	Currently selected Reports the input selected source. is not necessarily validated source. NoteIf an input this field when of may have been of (cnfg_sts_remote) *When Bit 4 (T4_ (cnfg_registers_s selected source f When this Bit 4 = the T4 path is rep a Non-revertive m same as the high	channel number when in Non-reverthe same as the is valid and it does therwise it might, disallowed in Reg. e_sources_valid). TO_select) of Reg. cource_select) = Cource_select) = Courte TO path is 1 the currently selected. The T4 parende so this will a	ertive mode, this highest priority es not appear in then the input 30 and Reg. 31 g. 4B O the currently reported. elected source for th does not have lways be the	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1100 1101 1110	Input 12 is the control input 13 is the control input 14 is the control input 15 is the control input 16 is the control input 18 is the control input 19 is the control input 110 is the input 111 is the input 112 is the input 113 is the input 11	ently selected. currently selected so	aurce.		



FINAL

DATASHEET

Register Name	sts_priority_table		Description (RO) Bits [15:8] of the validated priority table.			Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	3 rd highest priority	validated source	,		2 nd highest prior	ity validated sour	се	
Bit No.	Description			Bit Value	Value Description	on		
[7:4]	3 rd highest priorit Reports the input priority validated: NoteIf an input this field when out may have been di (cnfg_sts_remote *When Bit 4 (74_ (cnfg_registers_s) priority validated: When this Bit 4 = the T4 path does priority validated:	channel number source. is valid and it doe herwise it might, isallowed in Regsources_valid). TO_select) of Regource_select) = 0 source for the TO 1 the value will a not maintain the	of the 3 rd highest es not appear in then the input 30 and Reg. 31 g. 4B the 3 rd highest path is reported. always be zero as	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110	Less than 3 valid sources available. Input I1 is the 3 rd highest priority valid source. Input I2 is the 3 rd highest priority valid source. Input I3 is the 3 rd highest priority valid source. Input I4 is the 3 rd highest priority valid source. Input I5 is the 3 rd highest priority valid source. Input I6 is the 3 rd highest priority valid source. Input I7 is the 3 rd highest priority valid source. Input I8 is the 3 rd highest priority valid source. Input I9 is the 3 rd highest priority valid source. Input I10 is the 3 rd highest priority valid source. Input I11 is the 3 rd highest priority valid source. Input I12 is the 3 rd highest priority valid source. Input I13 is the 3 rd highest priority valid source. Input I14 is the 3 rd highest priority valid source. Input I14 is the 3 rd highest priority valid source. Input I14 is the 3 rd highest priority valid source.			
[3:0]	2 nd highest priori. Reports the input highest priority va NoteIf an input this field when of may have been di (cnfg_sts_remote. *When Bit 4 (T4_ (cnfg_registers_s priority validated s When this Bit 4 = source for the T4	channel number slidated source. Is valid and it does herwise it might, isallowed in Reg. 2-sources_valid). TO_select) of Regource_select) = 0 source for the TO 1 the 2 nd highest	es not appear in then the input 30 and Reg. 31 g. 4B the 2 nd highest path is reported.	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1100 1101 1110	Input I1 is the 2 Input I2 is the 2 Input I3 is the 2 Input I4 is the 2 Input I5 is the 2 Input I6 is the 2 Input I7 is the 2 Input I8 is the 2 Input I10 is the Input I11 is the Input I12 is the Input I13 is the	d sources available and highest priority and highest priori	valid source. ty valid source.	



ADVANCED COMMUNICATIONS FINAL DATASHEET

Address (hex): OC

Register Name	Register Name sts_current_DPLL_fr [7:0]		Description	(RO) Bits [7:0] of frequency.	of the current DPLL	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		I	Bits [7:0] of sts_cui	rrent_DPLL_frequ	ency		
Bit No.	Description			Bit Value	Value Description	n	
[7:0]	Bits [7:0] of sts_ *When Bit 4 (74 (cnfg_registers_s) for the TO path is When this Bit 4 = reported.	_ <i>TO_select</i>) of R source_select) = s reported.	eg. 4B	-	See register desc sts_current_DPL		ddress OD hex.

Register Name	sts_current_DPLL_frequency [15:8]		Description	(RO) Bits [15:8] of the current DPLL frequency.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			sts_current_DPL	.L_frequency[15:	8]		
Bit No.	Description			Bit Value	Value Description	on	
[7:0]	in Reg. OC and Ref frequency offset of *When Bit 4 (<i>T4_</i> (<i>cnfg_registers_s</i> for the TO path is	register is comb eg. 07 to repres of the DPLL. _TO_select) of R: cource_select) = reported.	vined with the value ent the current eg. 4B		respect to the c in Reg. 07, Reg concatenated. I signed integer. 0.0003068 dec with respect to crystal calibratic cnfg_nominal_t value is actually can be viewed a rate of change i Bit 3 of Reg. 3B	rystal oscillator free. OD and Reg. OC in the value is a 2's. The value multiplication will give the value the XO frequency, on that has been prequency, at the DPLL integrates an average free some control of the DILL integrates an average free the DILL integrates are also as an average free the DILL integrates an average free the DILL integrates are also as an average free the DILL integrates are also as an average free the DILL integrates and average	complement ed by e in ppm offset allowing for any performed, via C and 3D. The I path value so it juency, where the PLL bandwidth. If value will freeze if



FINAL

DATASHEET

Register Name	gister Name sts_sources_valid		Description	(RO) 8 least significant bits of the sts_sources_valid register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
18	17	16	<i>15</i>	14	13	12	11
Bit No.	Description			Bit Value	Value Descriptio	n	
7	I8 Bit indicating if I8 it has no outstan frequency alarm.	ıding alarms, or i	out is valid if either t only has a soft	0 1	Input I8 is invalid Input I8 is valid.	I.	
6	I7 Bit indicating if I' it has no outstan frequency alarm.	iding alarms, or i	out is valid if either t only has a soft	0 1	Input I7 is invalid Input I7 is valid.	i.	
5	I6 Bit indicating if le it has no outstan frequency alarm.	iding alarms, or i	out is valid if either t only has a soft	0 1	Input I6 is invalid Input I6 is valid.	i.	
4	I5 Bit indicating if Is it has no outstan frequency alarm.	iding alarms, or i	out is valid if either t only has a soft	0 1	Input I5 is invalid Input I5 is valid.	i .	
3	I4 Bit indicating if I4 it has no outstan frequency alarm.	iding alarms, or i	out is valid if either t only has a soft	0 1	Input I4 is invalid Input I4 is valid.	i .	
2	I3 Bit indicating if I3 it has no outstan frequency alarm.	iding alarms, or i	out is valid if either t only has a soft	0 1	Input I3 is invalid Input I3 is valid.	I.	
1	I2 Bit indicating if I2 it has no outstan frequency alarm.	iding alarms, or i	out is valid if either t only has a soft	0 1	Input I2 is invalid Input I2 is valid.	I.	
0	I1 Bit indicating if I' it has no outstan frequency alarm.	iding alarms, or i	out is valid if either t only has a soft	0 1	Input I1 is invalid Input I1 is valid.	i .	



FINAL

DATASHEET

Register Name	ne sts_sources_valid		Description	(R0) 8 most sig sts_sources_va	nificant bits of the alid register.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		114	113	<i>I12</i>	111	110	19
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:6]	Not used.			-	-		
5	114			0	Input I14 is inval	id.	
	Bit indicating if I either it has no o soft frequency al	utstanding alarr	nput is valid if ns, or it only has a	1	Input I14 is valid		
4	<i>l</i> 13			0	Input I13 is inval	id.	
	Bit indicating if I13 is valid. The input is valid if either it has no outstanding alarms, or it only has a soft frequency alarm.			1	Input I13 is valid		
3	<i>I12</i>			0	Input I12 is inval	id.	
	Bit indicating if I either it has no o soft frequency al	utstanding alarr	nput is valid if ns, or it only has a	1	Input I12 is valid		
2	111			0	Input I11 is inval	id.	
	Bit indicating if I' either it has no o soft frequency al	utstanding alarr	nput is valid if ns, or it only has a	1	Input I11 is valid		
1	<i>I10</i>			0	Input I10 is inval	id.	
	Bit indicating if I' either it has no o soft frequency al	utstanding alarr	nput is valid if ns, or it only has a	1	Input I10 is valid		
0	19			0	Input 19 is invalid	i.	
	Bit indicating if I it has no outstan frequency alarm.	ding alarms, or i	out is valid if either t only has a soft	1	Input I9 is valid.		



FINAL

DATASHEET

Register Name	sts_reference_so Input pairs (1 & 2		Description	(RO except for Reports any ala inputs.	test when R/W) arms active on	Default Value	0110 0110	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	Address 10: St. Address 11: St. Address 12: St. Address 13: St. Address 14: Sta Address 15: Sta Address 16: Sta	atus of I4 Input atus of I6 Input atus of I8 Input itus of I10 Input itus of I12 Input		Address 10: Status of I1 Input Address 11: Status of I3 Input Address 12: Status of I5 Input Address 13: Status of I7 Input Address 14: Status of I9 Input Address 15: Status of I11 Input Address 16: Status of I13 Input				
Bit No.	Description			Bit Value	Value Descript	ion		
7 & 3	Out-of-band alarm (soft) Soft out of band alarm bit for input. A "soft" alarm will not invalidate an input.			0 1	No alarm. Alarm armed. Alarm thresholds (range) set by Reg. 49, or by Reg. 4A, Bits [7:4] if the input is currently selected.			
6 & 2	Out-of-band alarm (hard) Hard out of band alarm bit for input. A "hard" alarm will invalidate an input.			0 1	No alarm. Alarm armed. Alarm thresholds set by Reg. 49 Bits [3:0], or by Reg. 4A Bits [3:0] if the input is currently selected.			
5 & 1	<i>No activity alarm</i> Alarm indication f	from the activity	monitors.	0 1	No alarm. Input has an ac	ctive no activity ala	ırm.	
4 & 0	Phase lock alarm If the DPLL can not onto the current salarm will be raise	ot indicate that i source within 10	•	0 1	No alarm. Phase lock alai	rm.		

Address (hex): 11	As Reg. 10, but for <i>sts_reference_sources</i> , Input pairs	(3 & 4)
Address (hex): 12	As Reg. 10, but for <i>sts_reference_sources</i> , Input pairs	(5 & 6)
Address (hex): 13	As Reg. 10, but for <i>sts_reference_sources</i> , Input pairs	(7 & 8)
Address (hex): 14	As Reg. 10, but for <i>sts_reference_sources</i> , Input pairs	(9 & 10)
Address (hex): 15	As Reg. 10, but for $sts_reference_sources$, Input pairs	(11 & 12)
Address (hex): 16	As Reg. 10, but for $sts_reference_sources$, Input pairs	(13 & 14)



FINAL

DATASHEET

Address (hex): 18

Register Name	cnfg_ref_selection_priority (1 & 2)		Description	(R/W) Configures the relative priority of input sources I1 and I2.		` ,	0011 0010 0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	cnfg_ref_selec	tion_priority_2		cnfg_ref_selection_priority_1				
Bit No.	Description			Bit Value	Value Description	n		
[7:4]	cnfg_ref_selection_priority_2 This 4-bit value represents the relative priority of input 12. The smaller the number, the higher the priority; zero disables the input. *When Bit 4 (T4_TO_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.			0000 0001-1111	Input I2 unavailable for automatic selection. Input I2 priority value.			
[3:0]	cnfg_ref_selectio This 4-bit value reinput I1. The sma priority; zero disal *When Bit 4 (T4_ (cnfg_registers_s the T0 path is cor When this Bit 4 = configured.	epresents the re iller the number bles the input. .TO_select) of Re cource_select) = nfigured.	the higher the eg. 4B O the priority for	0000 0001-1111	Input I1 unavaila Input I1 priority v	ble for automatic s alue.	selection.	

Register Name	cnfg_ref_selecti (3 & 4)	ion_priority	Description	(R/W) Configure priority of input	es the relative sources I3 and I4.	Default Value (T0)* 0101 0100 (T4)* 0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	cnfg_ref_sele	ction_priority_4			cnfg_ref_sele	ction_priority_3		
Bit No.	Description			Bit Value	Value Description	n		
[7:4]	cnfg_ref_selection_priority_4 This 4-bit value represents the relative priority of input I4. The smaller the number, the higher the priority; zero disables the input. *When Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.			0000 0001-1111	Input I4 unavaila Input I4 priority v	able for automatic s value.	selection.	



FINAL

DATASHEET

Address (hex): 19 (cont...)

Register Name	cnfg_ref_selecti (3 & 4)	on_priority	Description	(R/W) Configure priority of input	es the relative sources I3 and I4.	Default Value (T0)* (T4)*	0101 0100 0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	cnfg_ref_sele	ction_priority_4			cnfg_ref_sele	ction_priority_3	
Bit No.	Description			Bit Value	Value Description	on	
[3:0]	cnfg_ref_selection_priority_3 This 4-bit value represents the relative priority of input 13. The smaller the number, the higher the priority; zero disables the input. *When Bit 4 (T4_TO_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.			0000 0001-1111	Input I3 unavaila Input I3 priority v	able for automatic s value.	selection.

Register Name	cnfg_ref_selection (5 & 6)	n_priority	Description	(R/W) Configure priority of input	es the relative sources I5 and I6.	Default Value (T0)* 0111 0110 (T4)* 0111 0110		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	cnfg_ref_select	tion_priority_6		cnfg_ref_selection_priority_5				
Bit No.	Description			Bit Value	Value Description	n		
[7:4]	<pre>cnfg_ref_selection_priority_6 This 4-bit value represents the relative priority of input I6. The smaller the number, the higher the priority; zero disables the input. *When Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.</pre>			0000 0001-1111	Input I6 unavailable for automatic selection. Input I6 priority value.			
[3:0]	cnfg_ref_selection This 4-bit value re input I5. The smal priority; zero disale *When Bit 4 (T4_ (cnfg_registers_sethe T0 path is confused) When this Bit 4 = configured.	epresents the re ller the number bles the input. .TO_select) of R .ource_select) = nfigured.	r, the higher the Reg. 4B = 0 the priority for	0000 0001-1111	Input I5 unavaila Input I5 priority v	able for automatic value.	selection.	



FINAL

DATASHEET

Address (hex): 1B

Register Name	Register Name cnfg_ref_selection (7 & 8)		Description	(R/W) Configures the relative priority of input sources I7 and I8.		Default Value (T0)* (T4)*	1001 1000 1001 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	cnfg_ref_select	tion_priority_8			cnfg_ref_sele	ction_priority_7	
Bit No.	Description			Bit Value	Value Description	n	
[7:4]	cnfg_ref_selection_priority_8 This 4-bit value represents the relative priority of input I8. The smaller the number, the higher the priority; zero disables the input. *When Bit 4 (T4_TO_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.			0000 0001-1111	Input I8 unavailable for automatic selection. Input I8 priority value.		
[3:0]	cnfg_ref_selection This 4-bit value reinput I7. The sma priority; zero disal *When Bit 4 (T4_ (cnfg_registers_s) the T0 path is cor When this Bit 4 = configured.	epresents the re ller the number bles the input. <i>TO_select</i>) of R <i>ource_select</i>) = nfigured.	r, the higher the leg. 4B of the priority for	0000 0001-1111	Input I7 unavaila Input I7 priority v	able for automatic : value.	selection.

Register Name	cnfg_ref_selecti (9 & 10)	ref_selection_priority		(R/W) Configure priority of input I10.		Default Value (T0)* 1011 1010 (T4)* 1011 1010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	cnfg_ref_selec	ction_priority_1	0		cnfg_ref_sel	lection_priority_9		
Bit No.	Description			Bit Value	Value Descript	ion		
[7:4]	input I10. The sr priority; zero disa *When Bit 4 (<i>T4</i> (<i>cnfg_registers_</i> the T0 path is co	represents the r maller the numb ables the input. !_TO_select) of F source_select) onfigured.		0000 0001-1111	Input I10 unava Input I10 priori	ailable for automation ty value.	c selection.	



FINAL

DATASHEET

Address (hex): 1C (cont...)

Register Name	r Name cnfg_ref_selection_priority Description (9 & 10)		(R/W) Configure priority of input I10.		Default Value (T0)* 1011 1010 (T4)* 1011 1010			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	cnfg_ref_selec	ction_priority_10)	cnfg_ref_selection_priority_9				
Bit No.	Description			Bit Value	Value Descripti	ion		
[3:0]	cnfg_ref_selection_priority_9 This 4-bit value represents the relative priority of input I9. The smaller the number, the higher the priority; zero disables the input. *When Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.			0000 0001-1111	Input I9 unavai Input I9 priority	lable for automatic : value.	selection.	

Register Name	er Name cnfg_ref_selection_priority Description (11 & 12)		(R/W) Configure priority of input I12.	es the relative sources I11 and	Default Value (T0)* 1101 1100 (T4)* 0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	cnfg_ref_seled	ction_priority_12	?		cnfg_ref_sele	ction_priority_11	
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	cnfg_ref_selection_priority_12 This 4-bit value represents the relative priority of input I12. The smaller the number, the higher the priority; zero disables the input. *When Bit 4 (T4_TO_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.			0000 0001-1111	Input I12 unava Input I12 priorit	ilable for automati y value.	c selection.



FINAL

DATASHEET

Address (hex): 1D (cont...)

Register Name	ne cnfg_ref_selection_priority Description (11 & 12)		(R/W) Configure priority of input I12.	es the relative sources I11 and	Default Value (T0)* 1101 1100 (T4)* 0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	cnfg_ref_selec	tion_priority_12	?		cnfg_ref_selec	tion_priority_11	
Bit No.	Description			Bit Value	Value Descriptio	n	
[3:0]	priority; zero disa *The priority of ir the MASTSLVB pi (master) at powe 12. If MASTSLVB the priority will do *When Bit 4 (74_	epresents the repailer the numb ibles the input. Input I11 dependent at power-up. I r-up, then the prise Low (slave) are refault to 1. _TO_select) of Fource_select) = Infigured.	ds on the value of f MASTSLVB is <i>High</i> riority will default to at power-up, then Reg. 4B	0000 0001-1111	Input I11 unavai Input I11 priority	lable for automatic value.	selection.

Register Name	ister Name cnfg_ref_selection_priority Description (13 & 14)		(R/W) Configure priority of input I14.	es the relative sources I13 and	Default Value (T0)* 1111 1110 (T4)* 0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	cnfg_ref_selec	ction_priority_14	4		cnfg_ref_sele	ction_priority_13	
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	input I14. The sr priority; zero disa *When Bit 4 (<i>T4</i> (<i>cnfg_registers_</i> the TO path is co	represents the r maller the numb ables the input. !_TO_select) of F .source_select) onfigured.	relative priority of per, the higher the Reg. 4B = 0 the priority for For the T4 path is	0000 0001-1111	Input I14 unava Input I14 priorit	illable for automati y value.	c selection.



FINAL

DATASHEET

Address (hex): 1E (cont...)

Register Name	ame cnfg_ref_selection_priority Description (13 & 14)		(R/W) Configure priority of input I14.	es the relative sources I13 and	Default Value (T0)* 1111 1110 (T4)* 0000 0000					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O			
	cnfg_ref_selection_priority_14				cnfg_ref_selection_priority_13					
Bit No.	Description			Bit Value	Value Description	on				
[3:0]	cnfg_ref_selection_priority_13 This 4-bit value represents the relative priority of input I13. The smaller the number, the higher the priority; zero disables the input. *When Bit 4 (T4_TO_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.			0000 0001-1111	Input I13 unava Input I13 priorit	illable for automatic y value.	c selection.			

Register Name	cnfg_ref_source_ _1	_frequency	Description	(R/W) Configur frequency and for input I1.	ation of the input monitoring	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Set t	o zero	buci	ket_id_1		Set	to zero	
Bit No.	Description			Bit Value	Value Description	on	
[7:6]	Set to zero			00	Set to zero		
[5:4]	bucket_id_1 Every input has it	ts own Leakv Bu	cket used for	00	Input I1 activity Configuration 0.	monitor uses Lea	ky Bucket
	activity monitorin	ig. There are fou		01	Input I1 activity monitor uses Leaky Bucket Configuration 1.		
			configuration used	10	•	monitor uses Lea	ky Bucket
	·			11	•	monitor uses Lea	ky Bucket
[3:0]	Set to zero			0000	8 kHz only		



FINAL

DATASHEET

Address (hex): 21

Register Name	cnfg_ref_source_ _2	_frequency	Description	(R/W) Configuration of the frequency and input monitoring for input I2.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Set t	o zero	bud	cket_id_2		Set	to zero	
Bit No.	Description			Bit Value	Value Description	on	
[7:6]	Set to zero			00	Set to zero		
[5:4]	bucket_id_2 Every input has it	ts own Leaky Bı	ucket used for	00	Input I2 activity monitor uses Leaky Bucket Configuration O.		
	activity monitoring	ng. There are fo		01	Input I2 activity monitor uses Leaky Bucket Configuration 1.		
		2-bit field select	s the configuration	10		monitor uses Lea	ky Bucket
	·			11	•	monitor uses Lea	ky Bucket
[3:0]	Set to zero			0000	8 kHz only		

Address (hex): 22

Use $\langle n \rangle = 3$

Register Name	_ <n>, where for Reg 22, n =</n>			(R/W) Configuration of the frequency and input monitoring for input I <n>.</n>		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
divn_ <n></n>	lock8k_ <n></n>	buck	ret_id_ <n></n>		reference_sour	ce_frequency_ <n.< td=""><td>></td></n.<>	>
Bit No.	Description			Bit Value	Value Description	on	
7	divn_ <n> This bit selects whether or not input I<n> is divided in the programmable pre-divider prior to being input to the DPLL and frequency monitor- see Reg. 46 and Reg. 47 (cnfg_freq_divn).</n></n>			0		directly to DPLL ar o DPLL and monit	nd monitor. For via pre-divider.
6	in the preset pre- DPLL. This results	-divider prior to s in the DPLL lo has been divide	ed to 8 kHz. This bit	0	Input I <n> fed o</n>	directly to DPLL. o DPLL via preset	pre-divider.



FINAL

DATASHEET

Address (hex): 22 (cont...)

Use < n > = 3

Register Name	cnfg_ref_source_frequency <n>, where for Reg 22, n = 3</n>		Description	(R/W) Configuration of the frequency and input monitoring for input I <n>.</n>		Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
divn_ <n></n>	lock8k_ <n></n>	bucke	et_id_ <n></n>		reference_sour	ce_frequency_ <n:< td=""><td>></td></n:<>	>	
Bit No.	Description			Bit Value	Value Description	on		
[5:4]	<pre>bucket_id_<n> Every input has it</n></pre>	s own Leaky Bu	cket used for	00	Input I <n> activ Configuration 0.</n>	eaky Bucket		
	activity monitorin	g. There are fou		01		ity monitor uses L	eaky Bucket	
	•	!-bit field selects	the configuration	10	Input I <n> activ Configuration 2.</n>	ity monitor uses L	eaky Bucket	
	used for input in	12.		11	S .			
[3:0]	reference_source	, ,		0000	8 kHz.			
	Programs the free connected to input			0001	1544/2048 kHz (dependant on Bit 2 (<i>ip_sonsdh</i> in Req. 34).			
	this value should			0010	6.48 MHz.			
				0011	19.44 MHz.			
				0100	25.92 MHz.			
				0101	38.88 MHz.			
				0110 0111	51.84 MHz. 77.76 MHz.			
				1000	155.52 MHz.			
				1001	2 kHz.			
				1010	4 kHz.			
				1011-1111	Not used.			

Address (hex): 23	cnfg_ref_source_frequency_4	Use description for Reg. 22, but use $\langle n \rangle = 4$	Default = 0000 0000
Address (hex): 24	cnfg_ref_source_frequency_5	Use description for Reg. 22, but use $\langle n \rangle = 5$	Default = 0000 0011
Address (hex): 25	cnfg_ref_source_frequency_6	Use description for Reg. 22, but use $\langle n \rangle = 6$	Default = 0000 0011
Address (hex): 26	cnfg_ref_source_frequency_7	Use description for Reg. 22, but use $\langle n \rangle = 7$	Default = 0000 0011
Address (hex): 27	cnfg_ref_source_frequency_8	Use description for Reg. 22, but use $\langle n \rangle = 8$	Default = 0000 0011
Address (hex): 28	cnfg_ref_source_frequency_9	Use description for Reg. 22, but use $\langle n \rangle = 9$	Default = 0000 0011
Address (hex): 29	cnfg_ref_source_frequency_10	Use description for Reg. 22, but use $\langle n \rangle = 10$	Default = 0000 0011
Address (hex): 2A	cnfg_ref_source_frequency_11	Use description for Reg. 22, but use $\langle n \rangle = 11$	Default = 0000 0011
Address (hex): 2B	cnfg_ref_source_frequency_12	Use description for Reg. 22, but use $\langle n \rangle = 12$	Default = 0000 0001
Address (hex): 2C	cnfg_ref_source_frequency_13	Use description for Reg. 22, but use $\langle n \rangle = 13$	Default = 0000 0001
Address (hex): 2D	cnfg_ref_source_frequency_14	Use description for Reg. 22, but use $\langle n \rangle = 14$	Default = 0000 0001



FINAL

DATASHEET

Register Name	cnfg_sts_remote	e_sources_valid	Description	sources valid re		Default Value	1111 1111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
8	17	16	15	14	13	12	11	
Bit No.	Description			Bit Value	e Value Description			
7	If this bit is not se	et, then even if thi pear in Reg. OA ar	ered for locking to. is input 18 is valid, nd OB	0	Locking to inpu Locking to inpu			
6	If this bit is not se	et, then even if thi pear in Reg. OA ar	ered for locking to. is input I7 is valid, nd OB	0	Locking to input I7 disallowed. Locking to input I7 allowed.			
5	If this bit is not se	et, then even if thi pear in Reg. OA ar	ered for locking to. is input I6 is valid, nd OB	0	Locking to inpu Locking to inpu			
4	If this bit is not se	et, then even if thi pear in Reg. OA ar	ered for locking to. is input 15 is valid, nd 0B	0	Locking to inpu Locking to inpu			
3	If this bit is not se	et, then even if thi pear in Reg. OA ar	ered for locking to. is input I4 is valid, nd OB	0	Locking to inpu Locking to inpu			
2	If this bit is not se	et, then even if thi pear in Reg. OA ar	ered for locking to. is input I3 is valid, nd OB	0	Locking to inpu Locking to inpu			
1	If this bit is not se	et, then even if thi pear in Reg. OA ar	ered for locking to. is input I2 is valid, nd OB	0 1	Locking to inpu Locking to inpu			



Address (hex): 30 (cont...)

Register Name	egister Name cnfg_sts_remote_sources_valid Des		Description		egister. A register sources that are er device in a	Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
18	17	16	<i>15</i>	14	13	12	11
Bit No.	Description			Bit Value	Value Description	n	
0	If this bit is not se	et, then even if th pear in Reg. OA ar	ered for locking to. is input I1 is valid, nd OB	0 1	Locking to input Locking to input		

Register Name	cnfg_sts_remote_sources_valid Description			sources valid re		Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		114	113	112	111		19
Bit No.	Description			Bit Value	Value Description	on	
[7:6]	Not used.			-	-		
5	Bit enabling input I14 to be considered for locking to. If this bit is not set, then even if this input I14 is valid, it will still not appear in Reg. 0A and 0B (sts_priority_table).			0	Locking to input I14 disallowed. Locking to input I14 allowed.		
4	Bit enabling input I13 to be considered for locking to. If this bit is not set, then even if this input I13 is valid, it will still not appear in Reg. 0A and 0B (sts_priority_table).			0	Locking to input I13 disallowed. Locking to input I13 allowed.		
3	to. If this bit is	put I12 to be consion not set, then even I not appear in Regable).	if this input I12 is	0 1	Locking to input Locking to input		



Address (hex): 31 (cont...)

Register Name	cnfg_sts_remo	ote_sources_valid	Description	(R/W) Bits [13:8] of the remote sources valid register. A register used to disable source that are invalid in another device in a redundancy pair.			0011 1111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		114	113	112	111	110	19	
Bit No.	Description			Bit Value Value Description				
2	I111 Bit enabling input I11 to be considered for locking to. If this bit is not set, then even if this input I11 is valid, it will still not appear in Reg. 0A and 0B (sts_priority_table).			0 1	Locking to input I11 disallowed. Locking to input I11 allowed.			
1	I10 Bit enabling input I10 to be considered for locking to. If this bit is not set, then even if this input I10 is valid, it will still not appear in Reg. OA and OB (sts_priority_table).			0 1	Locking to input I10 disallowed. Locking to input I10 allowed.			
0	If this bit is not	put 19 to be conside t set, then even if th appear in Reg. OA a able).	is input 19 is valid,	0 1	Locking to input Locking to input			

Register Name	cnfg_operating_mode		Description	(R/W) Register to force the state of the TO DPLL controlling state machine.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					TO_	_DPLL_operating_	_mode
Bit No.	Description			Bit Value	Value Description	on	
[7:3]	Not used.			-	-		



Address (hex): 32 (cont...)

cnfg_operating_i	mode	Description	(R/W) Register to force the state of the TO DPLL controlling state machine. Default Value 0000 0				
Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
				TO_L	DPLL_operating_	mode	
Bit No. Description			Bit Value	Value Description	1		
TO_DPLL_operat	ing_mode		000	Automatic (intern	al state machine	e controlled).	
This field is used	to control the sta	ate of the internal	001	Free Run.			
			010	Holdover.			
0. 20.0 .0 0000 10		rate maeriine te	011	Not used.			
			100	Locked.			
			101	Pre-locked2.			
	•						
	-		111	Phase Lost.			
•	a to define to the	ucon cu					
	Bit 6 Description TO_DPLL_operat This field is used finite state mach of zero is used to control itself. Any machine to jump taken when forci forced, the international frect the international frect is responsible.	To_DPLL_operating_mode This field is used to control the stafinite state machine controlling the of zero is used to allow the finite scontrol itself. Any other value will machine to jump into that state. Otaken when forcing the state macforced, the internal monitoring fur affect the internal state machine, user is responsible for all monitor functions required to achieve the	Bit 6 Bit 5 Bit 4 Description TO_DPLL_operating_mode This field is used to control the state of the internal finite state machine controlling the TO DPLL. A value of zero is used to allow the finite state machine to control itself. Any other value will force the state machine to jump into that state. Care should be taken when forcing the state machine. Whilst it is forced, the internal monitoring functions cannot affect the internal state machine, therefore, the user is responsible for all monitoring and control functions required to achieve the desired	Bit 6 Bit 5 Bit 4 Bit 3 Description Bit Value TO_DPLL_operating_mode This field is used to control the state of the internal finite state machine controlling the TO DPLL. A value of zero is used to allow the finite state machine to control itself. Any other value will force the state machine to jump into that state. Care should be taken when forcing the state machine. Whilst it is forced, the internal monitoring functions cannot affect the internal state machine, therefore, the user is responsible for all monitoring and control functions required to achieve the desired	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Description Bit Value Value Description TO_DPLL_operating_mode This field is used to control the state of the internal finite state machine controlling the TO DPLL. A value of zero is used to allow the finite state machine to control itself. Any other value will force the state nachine to jump into that state. Care should be taken when forcing the state machine. Whilst it is forced, the internal state machine, therefore, the user is responsible for all monitoring and control functions required to achieve the desired	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 TO_DPLL_operating_ Description Bit Value Value Description Bit Value Description TO_DPLL_operating_mode This field is used to control the state of the internal finite state machine controlling the TO DPLL. A value of zero is used to allow the finite state machine to control itself. Any other value will force the state machine to jump into that state. Care should be taken when forcing the state machine. Whilst it is forced, the internal monitoring functions cannot affect the internal state machine, therefore, the user is responsible for all monitoring and control functions required to achieve the desired	

Register Name	force_select_refe	erence_source	Description	(R/W) Register used to force the selection of a particular reference source for the TO DPLL. Default Value 0000 1111					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
					forced_refere	ence_source			
Bit No.	Description			Bit Value	Value Description	l			
[7:4]	Not used.			-	-				
[3:0]	TO DPLL. Value of the automatic coulsing this mechal functions assuming the device is not progress to state input fails, the deliberation of the priority of the ensure selection reference under a state of the priority of the selection reference under a state of the priority of the selection reference under a state of the selection reference under a	e_source ng the source to be f O hex will leave to ntrol mechanism winism will bypass a ing the selected in in state "Locked" locked in the usu evice will not chan not allowed to dis at of this register is e selected input to of the programme all circumstances, ed (Reg. 34 bit O s	the selection to within the device. all the monitoring put to be valid. If then it will al manner. If the ge state to qualify the s simply to raise "1" (highest). To ed input revertive mode	0010 0011 0100	Automatic state in TO DPLL forced to Not used.	o select input I1. o select input I2. o select input I3. o select input I4. o select input I5. o select input I6. o select input I7. o select input I8. o select input I9. o select input I10 o select input I110 o select input I111 o select input I111 o select input I112 o select input I113	O. 1. 2. 3.		



FINAL

DATASHEET

Register Name	cnfg_input_mod	e	Description	(Bit 1 RO, other Register contro modes of the d	Iling various input	Default Value	1100 0010*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
auto_extsync_ en	phalarm_time- out	XO_edge	man_holdover	extsync_en	ip_sonsdhb	master_slaveb	reversion_mode	
Bit No.	Description			Bit Value	Value Descriptio	n		
7	auto_extsync_er		of the outernal	0		Sync enabled/disa	bled according to	
	Bit to enable aut Frame Sync inpu Reg. 7C Bits [3:0	t when locked to	source defined in	1		to source assigned	tsync_en = 1 AND d to	
6	phalarm_timeou Bit to enable the		out facility on	0	Phase alarms on software.	sources only can	celled by	
	phase alarms. W	hen enabled, ar will have its pha		1		sources automat	ically time out.	
5	XO_edge	la occillator mod	lule connected to	0	Device uses the oscillator.	rising edge of the	external	
	If the 12.800 MHz oscillator module connected to REFCLK has one edge faster than the other, then for jitter performance reasons, the faster edge should be selected. This bit allows either the rising edge or the falling edge to be selected.			1		Device uses the falling edge of the external oscillator.		
4	man_holdover	there are not the all	aldavar fra svogav	0		ncy is determined	automatically.	
	is taken directly t	from Reg. 3E/Re f <i>requency</i>). If thi	s bit is set then it	1		ncy is taken from <i>requency</i> register.		
3	extsync_en			0		signal- SYNC2K p		
	a reference Sync	pulse on the S) bit may enable be disabled acc	the external Sync	1	External Sync de auto_extsync_er		K pin according to	
2	ip_sonsdhb		a ta la a sithar	0		to 0001 expected		
	Bit to configure in SONET or SDH do selections of OOC cnfg_ref_source_input frequency in Notethis bit aff TO9-refer to Reg *The default value of the SONSDHB	erived. This appl 01 (bin) in the _frequency regis s either 1544 kl fects the SONET. . 64 Bit 4 and R ue of this bit is ta	ters when the Hz or 2048 kHz. /SDH output on eg. 35 Bit 4. ken from the value	1	1544 kHz.	et to 0001 expect	еи 10 ре	



FINAL

DATASHEET

Address (hex): 34 (cont...)

Register Name	cnfg_input_mode		Description	(Bit 1 RO, otherwise R/W) Register controlling various input modes of the device.		Default Value	1100 0010*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
auto_extsync_ phalarm_time- en out		XO_edge	man_holdover	extsync_en	ip_sonsdhb	master_slaveb	reversion_mode	
Bit No.	Description			Bit Value	Value Description			
1	master_slaveb (R/O) Bit to reflect the value of the MASTSLVB pin. *As this always reflects the value on the pin, the default value of this bit will be according to the value on the pin at power-up. For software control, set MASTSLVB pin to Master mode at all times and program the individual registers (as per Value Description) to give Master or Slave mode functionality.		0	Revertive mode Phase Build-out Master mode. I11 priority, TO [cquisition bandwi enabled.	evertive mode,		
0	Non-revertive me	ertive/Non-rever ode, the device v vitch to a higher nt source fails. V	oriority source, Vhen in Revertive	0	Non-revertive m Revertive mode.	0401		

Register Name	cnfg_T4_path		Description	0	figure the inputs ures in the T4 path.	Default Value	0100 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
lock_T4_to_T0	T4_dig_feed- back		T4_op_from_T0	T4_forced_reference_source				
Bit No.	Description			Bit Value	Value Description	on		
7	the input of the T	4 path. This alloce different sets	outs, or TO DPLL as ws the T4 DPLL to s of frequencies to k.	0		dependently from the output of the		
6	T4_dig_feedback Bit to select digita		le for the T4 DPLL.	0 1		og feedback mod al feedback mode		
5	Not used.			-	-			
4	T4_op_from_T0			0 1		I be generated fro I be generated fro		



FINAL

DATASHEET

Address (hex): 35 (cont...)

Register Name	cnfg_T4_path		Description		figure the inputs ures in the T4 path.	Default Value	0100 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
lock_T4_to_T0	T4_dig_feed- back		T4_op_from_T0		T4_forced_re	ference_source	
Bit No.	Description			Bit Value	n		
[3:0]		sed to force the A value of zero selected auton		0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110	T4 DPLL forced	atic source select to select input 11. to select input 12. to select input 14. to select input 15. to select input 16. to select input 17. to select input 18. to select input 19. to select input 11. to select input 11. to select input 11. to select input 11.	0. 1. 2. 3.

Register Name	cnfg_differentia	l_inputs	Description	` '	es the differential CL or LVDS type	Default Value	0000 0010 Bit 0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
						I6_PECL	I5_LVDS
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
1	16 PECL			0	16 input LVDS co	ompatible.	
	_	•	mpatible with either evels.	1		ompatible (Default	·).
0	I5_LVDS			0	15 input LVDS co	ompatible (Defaul	t).
	Configures the IS 3 V LVDS or 3 V	•	mpatible with either evels.	1	I5 input PECL co		,



Address (hex): 37

Register Name cnfg_uPsel_pins			Description	(RO) Register ref on the UPSEL de	lecting the value vice pins.	Default Value	0000 0010*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
						upsel_pins_valu	ie	
Bit No.	Description		Bit Value	Value Description				
[7:3]	Not used.			-	-			
[2:0]	upsel_pins_value This register always the UPSEL pins of the set the mode of the Following power-up, effect on the microp possible to use the p a general purpose in *The default of this on the value of the	ne device. At re microprocess , these pins ha processor inter pins and regist nput for softwa register is ent	eset this is used to or interface. Inve no further face, hence it is er combination as are.	000 001 010 011 100 101 110 111 (value at reset)	Not used. Interface in EPRO Interface in Mult Interface in Intel Interface in Moto Interface in Seria Not used. Not used.	iplexed mode. mode. orola mode.		

Register Name	cnfg_dig_outputs_sonsdh Description			Configures <i>Digital1</i> and <i>Digital2</i> Default Value 0001 output frequencies to be SONET or SDH compatible frequencies.			0001 1111*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	dig2_sonsdh	dig1_sonsdh					
Bit No.	Description			Bit Value	Value Description	on	
7	Not used.			-	-		
6		r the frequencies g ncy generator are S		1	12352 kHz.	selected from 15	
	*Default value of at power-up.	of this bit is set by	the SONSDHB pin				
5	dig1_sonsdh Selects whether	r the frequencies g	generated by the	1	Digital1 can be selected from 1544/3088/6		
	<i>Digital1</i> frequer SDH.	ncy generator are S	SONET derived or	0	<i>Digital1</i> can be a 16384 kHz.	selected from 20	48/4096/8192/
[4:0]	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 39

Register Name	cnfg_digtial_freq	uencies	Description	(R/W) Configur frequencies of	es the actual <i>Digital1</i> & <i>Digital2.</i>	Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
digital2_	digital2_frequency digital1_frequency						
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:6]	digital2_frequent Configures the fre SONET or SDH ba (dig2_sonsdh) of	equency of <i>Digit</i> ased is configure	<i>al2</i> . Whether this is ed by Bit 6	00 01 10 11	Digital2 set to 15 Digital2 set to 30 Digital2 set to 62 Digital2 set to 12	088 kHz or 4096 176 kHz or 8192	kHz. kHz.
[5:4]	digital1_frequency Configures the frequency of Digital1. Whether this is SONET or SDH based is configured by Bit 5 (dig1_sonsdh) of Reg. 38.			00 01 10 11	Digital1 set to 15 Digital1 set to 30 Digital1 set to 67 Digital1 set to 12	088 kHz or 4096 176 kHz or 8192	kHz. kHz.
[3:0]	Not used.						

Register Name	cnfg_differential	_outputs	Description	compatibility of	es the electrical f the differential to be 3 V PECL or	Default Value	1100 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2		Bit 1	Bit O
				T07_P	PECL_LVDS	T06_L	VDS_PECL
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	Not used.			-	-		
[3:2]	TO7_PECL_LVDS Selection of the between 3 V PEC	electrical comp	•	00 01 10 11	•	abled. PECL compatible. LVDS compatible.	
[1:0]	TO6_LVDS_PECL Selection of the electrical compatibility of TO6 between 3 V PECL and 3 V LVDS.			00 01 10 11		abled. PECL compatible. LVDS compatible.	



ADVANCED COMMUNICATIONS FINAL

DATASHEET

Address (hex): 3B

Register Name	cnfg_auto_bw_sel		Description Bit 4	(R/W) Register automatic BW s DPLL path	to select selection for the TO	Default Value	1111 1011	
Bit 7	Bit 6	Bit 5		Bit 3	Bit 2	Bit 1	Bit O	
auto_BW_sel)_BW_sel							
Bit No.	Description			Bit Value	Value Description			
7	auto_BW_sel Bit to select locked			1	Automatically selects either locked or acquisition bandwidth as appropriate			
	acquisition bandwid	Ith (Reg. 69) fo	or the TO DPLL	0	Always selects locked bandwidth			
[6:4]	Not used.			-	-			
3	TO_lim_int			1	DPLL value frozer	า		
	When set to 1 the in limited or frozen wh or max frequency. To subsequent overshow Note that when this frequency value via and 07) is also froze	en the DPLL re his can be use not when the D happens, the current_DPLL	eaches either min ed to minimize DPLL is pulling in. reported	0	DPLL not frozen			
[2:0]	Not used.			-	-			

Register Name	e cnfg_nominal_frequency [7:0]		Description	(R/W) Bits [7:0 used to calibra oscillator used device.	•	Default Value	1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			cnfg_nominal_t	requency_value[7.	:0]		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	cnfg_nominal_frequency_value[7:0]		-		scription of Reg. 3 _frequency_value[



Address (hex): 3D

Register Name	cnfg_nominal_fred [15:8]	quency	Description	(R/W) Bits [15: used to calibra oscillator used device.		Default Value	1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			cnfg_nominal_fre	equency_value[18	5:8]		
Bit No.	Description			Bit Value	Value Description	on	
[7:0]	cnfg_nominal_free This register is use (cnfg_nominal_free offset the frequen +514 ppm and -7 represents 0 ppm This value is an ur The value in Reg. offset the frequen This means that the the value reported sts_current_DPLL will also affect the holdover_frequen cnfg_holdover_free and the DPLL freq into the cnfg_DPL be noted, however is NOT used in the Regs 49, 4A, 4C & (cnfg_freq_mon_t cnfg_current_freq sts_freq_measure which all use the u The frequency mo the output of the I freq_mon_clock in	ed in conjunction equency_value[] and the crystal of the value used in the value program of the value program of the value program of the crystal of the cry	n with Reg. 3C 7:0) to be able to oscillator by up to efault value 800 MHz. within the DPLL to the DPLL only. mmed will affect g 07/0D/0C). It med into (Reg 3E/3F/40) tit programmed g 41/42). It must brated" frequency itors affecting sters dd, LL_soft_limit) stal frequency. use the clock from mming bit		oscillator freque Reg. 3D hex nee an unsigned int 0.0196229 dec	eger. The value m will give the value osolute value, the	Reg. 3C and ated. This value is ultiplied by e in ppm. To

Register Name	lister Name cnfg_holdover_frequency [7:0]		Description (R/W) Bits [7:0] o Holdover frequen			Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			holdover_free	quency_value[7:0]			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	holdover_frequency_	value[7:0]		-	See Reg. 3F (ci	nfg_holdover_frequ	uency) for details.



Address (hex): 3F

Register Name	cnfg_holdover_frequency Description [15:8]		Description	(R/W) Bits [15: Holdover frequ	8] of the manual ency register.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			holdover_frequ	ency_value[15:8]		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	in Reg. 3E and Bi programmed Hole This register is de read the <i>sts_cur</i> (Reg. 0C, Reg. 0E The result will the write back to the	register is combits [2:0] of Reg. dover frequency esigned such that rent_DPLL_frequency and Reg. 07) are be in a suitable cnfg_holdover_ In be programmed Holdover frequency alue, see Bit 5	with the value 40 to represent the 40 to represent the 40 to represent the 40 of the TO DPLL. The at software can suency register and filter the value. The format to simply frequency register. The at the the value of the format the simply frequency register.	-	DPLL with respe the value in Req need to be cond complement sig	ect to the crystal os g. 3E hex and Bits catenated. This va	lue is a 2's value multiplied by

Register Name	cnfg_holdover_modes		Description	(R/W) Register to control the Default Value 100 Holdover modes of the TO DPLL.			1000 1000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
auto_averaging	fast_averaging read_average mini_holds			lover_mode	holdove	er_frequency_valu	ue [18:16]	
Bit No.	Description			Bit Value	Value Description			
7		use of the averag		0	either manual or	ency not used, Ho r instantaneously ency used, providi	frozen.	
		r control (Bit 4, <i>ma</i>		'	Holdover mode		ng manuai	
6	fast_averaging			0	Slow Holdover fr	equency averagir	ng enabled.	
	frequency. Fast a point of approxim	erate of averaging averaging gives a mately 8 minutes. onse point of appr	3db response Slow averaging	1	Fast Holdover fr	equency averagin	g enabled.	



FINAL

DATASHEET

Address (hex): 40 (cont...)

Register Name	cnfg_holdover_modes		Description	(R/W) Register Holdover mode	to control the es of the TO DPLL.	Default Value	1000 1000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1		Bit 0	
auto_averaging	fast_averaging	read_average	mini_hold	dover_mode	holdover_frequency_value [18:16]			
Bit No.	Description			Bit Value	e Value Description			
5	holdover_freque written to that re frequency. This a averager as part	r mode plus softw	er is the value raged Holdover o use the internal algorithm, but use	0	Value read from <i>holdover_frequency_value</i> is th value written to it. Value read from a <i>holdover_frequency_value</i> is either the fast or slow averaged frequency as determined by <i>fast_averaging</i> .			
[4:3]	the DPLL when it temporarily lost state, or last for checked for inact in Holdover, and	a term used to de t is in locked mod its input. This may many seconds wh tivity. The DPLL b the frequency ca ction of ways (ins	y be a temporary nilst an input is ehaves exactly as	01 10 11	way as for full H Mini-holdover fr Mini-holdover fr	equency frozen in equency taken fro	nstantaneously.	
[2:0]	holdover_freque	ency_value [18:16	6]	-	See Reg. 3F (cn	nfg_holdover_frequ	uency) for details.	



Address (hex): 41

Register Name	cnfg_DPLL_freq_li [7:0]	imit	Description	(R/W) Bits [7:0 frequency limit	-	Default Value	0111 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			DPLL_freq_i	imit_value[7:0]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	DPLL_freq_limit_v. This register define to which either the source before limit range of the DPLLs determined by the when compared to oscillator clocking calibrated using craim 3D, then this control account. The I offset of the DPLL oscillator frequence	es the extent of a TO or the T4 D ting- i.e. it repress. The offset of a frequency offset of the device. If the hifg_nominal_frecalibration is au DPLL frequency when compared	PLL will track a sents the pull-in the device is et of the DPLL ne external crystal ne oscillator is equency Reg. 3C utomatically taken i limit limits the		Bits [1:0] of Re to be concater and represent:	culate the frequences. 42 and Bits [7:0] ated. This value is a limit <i>both</i> positive a multiplied by 0.07	of Reg. 41 need a unsigned integer and negative in

Register Name	cnfg_DPLL_freq_limit [9:8]		Description	(R/W) Bits [9:8] of the DPLL frequency limit register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						DPLL_freq_	limit_value[9:8]
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	DPLL_freq_limit_u	/alue[9:8]		-	See Reg. 41 (<i>cn</i>	fg_DPLL_freq_lin	nit) for details.



Address (hex): 43

Register Name	cnfg_interrupt_mask [7:0]		Description	(R/W) Bits [7:0] of the interrupt mask register.		Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
18	17	16	<i>15</i>	14	13	11			
Bit No.	Description			Bit Value	alue Value Description				
7	<i>18</i> Mask bit for inp	out 18 interrupt.		0 1		generate interrup nerate interrupts.	ts.		
6	17 Mask bit for inp	out 17 interrupt.		0 1	Input I7 cannot generate interrupts. Input I7 can generate interrupts.				
5	<i>16</i> Mask bit for inp	out 16 interrupt.		0 1	Input I6 cannot generate interrupts. Input I6 can generate interrupts.				
4	<i>15</i> Mask bit for inp	out 15 interrupt.		0 1	Input I5 cannot generate interrupts. Input I5 can generate interrupts.				
3	<i>14</i> Mask bit for inp	out 14 interrupt.		0 1	Input I4 cannot generate interrupts. Input I4 can generate interrupts.				
2	<i>13</i> Mask bit for input 13 interrupt.			0 1	Input I3 cannot generate interrupts. Input I3 can generate interrupts.				
1	<i>12</i> Mask bit for inp	2 0 Input I2 canno Mask bit for input I2 interrupt. 1 Input I2 can g					ts.		
0	11 Mask bit for inp	out I1 interrupt.		0 1	Input I1 cannot generate interrupts. Input I1 can generate interrupts.				

Register Name	cnfg_interrupt_mask [15:8]		Description	(R/W) Bits [15:8] of the interrupt mask register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
operating_ mode	main_ref_failed	114	113	112	111	110	19
Bit No.	Description			Bit Value	Value Description	on	
7	operating_mode Mask bit for oper		terrupt.	0 1		cannot generate can generate into	•
6	<i>main_ref_failed</i> Mask bit for <i>main_ref_failed</i> interrupt.			0 1	Main reference failure cannot generate interrup Main reference failure can generate interrupts.		
5	<i>I14</i> Mask bit for input I14 interrupt.			0 1		t generate interru enerate interrupts	



Address (hex): 44 (cont...)

Register Name	cnfg_interrupt_mask [15:8]		Description	(R/W) Bits [15:8] of the interrupt mask register.		Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
operating_ mode	main_ref_failed 114 113			112	111	110	19	
Bit No.	Description			Bit Value	Value Description			
4	<i>I13</i> Mask bit for inpu	t I13 interrupt.		0 1	Input I13 cannot generate interrupts. Input I13 can generate interrupts.			
3	112 Mask bit for inpu	t I12 interrupt.		0 1	Input I12 cannot generate interrupts. Input I12 can generate interrupts.			
2	111 Mask bit for inpu	t I11 interrupt.		0 1	Input I11 cannot generate interrupts. Input I11 can generate interrupts.			
1	<i>I10</i> Mask bit for input I10 interrupt.			0 1	Input I10 cannot generate interrupts. Input I10 can generate interrupts.			
0	<i>19</i> Mask bit for input 19 interrupt.			0 1		generate interrup erate interrupts.	ts.	

Register Name	cnfg_interrupt_ma [23:16]	nsk	Description	(R/W) Bits [23:16] of the interrupt Default Value 0000 000 mask register.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
Sync_ip_alarm	T4_status		T4_inputs_ failed	AMI2_Viol	AMI2_LOS	AMI1_Viol	AMI1_LOS	
Bit No.	Description			Bit Value	Value Description			
7	Sync_ip_alarm Mask bit for Sync_	<i>ip_alarm</i> inter	rupt.	0 1	The external Sync input cannot generate interrupts. The external Sync input can generate interrupts.			
6	T4_status Mask bit for T4_sta	<i>atus</i> interrupt.		0 1	•	status cannot gener status can generate	•	
5	Not used.			-				
4	T4_inputs_failed Mask bit for T4_in	<i>puts_failed</i> into	errupt.	0 1	Failure of T4 inputs cannot generate interrupts. Failure of T4 inputs can generate interrupts.			
3	AMI2_Viol Mask bit for AMI2_Viol interrupt.			0 1	Input I2 cannot generate AMI violation interrupts Input I2 can generate AMI violation interrupts.			
2	AMI2_LOS Mask bit for AMI2_	<i>_LOS</i> interrupt.		0 1		ot generate AMI LOS enerate AMI LOS in		



Address (hex): 45 (cont...)

Register Name	Register Name cnfg_interrupt_mask [23:16]			(R/W) Bits [23:16] of the interrupt Default Value 0000 0000 mask register.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
Sync_ip_alarm	T4_status		T4_inputs_ failed	AMI2_Viol	AMI2_LOS	AMI1_Viol	AMI1_LOS	
Bit No.	Description			Bit Value	Value Descriptio	n		
1	AMI1_Viol Mask bit for AMI1_Viol interrupt.			0 1	Input I1 cannot generate AMI violation interrupts. Input I1 can generate AMI violation interrupts.			
0	AMI1_LOS Mask bit for AMI1_LOS interrupt.			0 1		generate AMI LOS erate AMI LOS int		

Address (hex): 46

Register Name	cnfg_freq_divn [7:0]		Description	(R/W) Bits [7:0] of the division factor for inputs using the DivN feature.		Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			divn_	value[7:0]			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	divn_value[7:0]			-	See Reg. 47 (<i>ci</i>	nfg_freq_divn) for	details.

Register Name	cnfg_freq_divn [13:8]		Description (R/W) Bits [13:8] of the division factor for inputs using the DivN feature.			Default Value	0011 1111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
		divn_value[13:8]						
Bit No.	Description			Bit Value	Value Description	on		
[7:6]	Not used.			-	-			



Address (hex): 47 (cont...)

Register Name	cnfg_freq_divn [13:8]		Description		8] of the division s using the DivN	Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				divn_v	ralue[13:8]		
Bit No.	Description			Bit Value	Value Descripti	on	
[5:0]	divn_value[13:8] This register, in co (cnfg_freq_divn) re which to divide inp. The divn feature s maximum of 100 l value that should hex (12499 dec). I result in unreliable	epresents the inputs that use the upports input fr MHz; therefore, be written to thi Use of higher Di	nteger value by e DivN pre-divider equencies up to the maximum s register is 30D3	a		ency will be divide s 1. i.e. to divide k	

Register Name	cnfg_monitors		Description	(R/W) Configur controlling seve monitoring and		Default Value	0000 0101*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
freq_mon_clk	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable
Bit No.	Description			Bit Value	Value Descript	ion	
7	monitors to be e	source of the clock ither from the out crystal oscillator.		0 1	Frequency monitors clocked by output of TO DPLL Frequency monitors clocked by crystal oscillator frequency.		
6	from the TO DPL enabled this will 1149.1 JTAG sta pin. When enable	ther the main_ref t is flagged on the not strictly confor indard for the fund ed the TDO pin will n_ref_fail interrup	e TDO pin. If m to the IEEE ction of the TDO simply mimic the	0	Normal mode, TDO complies with IEEE 1149 TDO pin used to indicate the state of the main_ref_fail interrupt status. This allows a sto have a hardware indication of a source fail very rapidly.		
5	mode, the device	h a-fast switching m e will disqualify a l ects a few missing	ocked-to source	0	Bucket or frequ	ted source only disc uency monitors. ted source disquali input cycles.	



FINAL

DATASHEET

Address (hex): 48 (cont...)

Register Name	cnfg_monitors		Description	(R/W) Configur controlling seve monitoring and		Default Value S.	0000 0101*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
freq_mon_clk	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable	
Bit No.	Description			Bit Value	Value Description			
4	to lock to a pair priority of input I is <i>High</i> , the deviregardless of the programmed pribe forced to lock programmed pris SRCSW pin is <i>Lo</i> to input I4 regar input. If the progthen it will be for	ng mode, the devoor sources. If the 3 is non-zero, the ce will be forced to signal present to cority of input 13 is to input 15 insteority of input 14 is ow, the device will dless of the signarmmed priority reed to lock to in lue of this bit is of	vice is only allowed a programmed en the SRCSW pin to lock to input 13 on that input. If the sead. If the sonon-zero, then the ll be forced to lock all present on that of input 14 is zero, put 16 instead. Idependent on the	0 1	Normal operation mode. External source switching mode enabled. Operat mode of the device is always forced to be "locke when in this mode.			
3	PBO_freeze Bit to control the freezing of Phase Build-out operation. If Phase Build-out has been enabled and there have been some source switches, then the input-output phase relationship of the TO DPLL is unknown. If Phase Build-out is no longer required, then it can be frozen. This will maintain the current input-output phase relationship, but not allow further Phase Build-out events to take place. Simply disabling Phase Build-out could cause a phase shift in the output, as the TO DPLL re-locks the phase to zero degrees.			0 1	Phase Build-ou Phase Build-ou events will occ	ut frozen, no further	[*] Phase Build-out	
2	PBO_en Bit to enable Phaswitching. When triggered every t	enabled a Phase ime the TO DPLL	e Build-out event is	0	degrees phase	ut not enabled. TO [e. ut enabled on sourc		
1	freq_monitor_so Control to enable reference source	e frequency mon		0 1		n monitor alarms dis n monitor alarms en		
0	freq_monitor_ha Control to enable reference source	e frequency mon		0 1		y monitor alarms di y monitor alarms ei		



Address (hex): 49

Register Name	cnfg_freq_mon_threshold		Description	(R/W) Register to set both the hard and soft frequency alarm limits for the monitors on the input reference sources.		Default Value	0010 0011	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	soft_frequency_	_alarm_thresho	ld	hard_frequency_alarm_threshold				
Bit No.	Description			Bit Value	Bit Value Value Description			
[7:4]	soft_frequency_ Threshold to trig sts_reference_s This is only used	ger the soft freq <i>ources</i> registers	uency alarms in the	-	To calculate the limit in ppm, add one to the 4 value in the register, and multiply by 3.81 ppn limit is symmetrical about zero. A value of 00° corresponds to an alarm limit of ±11.43 ppm.			
[3:0]	hard_frequency_alarm_threshold Threshold to trigger the hard frequency alarms in the sts_reference_sources registers, which can cause a reference source rejection.				value in the req limit is symmet	, , ,	by 3.81 ppm. The value of 0011 bin	

Register Name	cnfg_current_freq_mon_ threshold		Description	hard and soft fi limits for the m	R/W) Register to set both the ard and soft frequency alarm mits for the monitors on the urrently selected reference purce.		0010 0011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CL	ırrent_soft_freque	ency_alarm_thres	shold	C	current_hard_freq	uency_alarm_thres	shold
Bit No.	Description		Bit Value	ion			
[7:4]	Threshold to trig sts_reference_s currently selecte source can be m	quency_alarm_the ger the soft freque ources register aped source. The cur conitored for frequence all other source	uency alarm in the pplying to the rently selected uency using	-	value in the re- limit is symme	e limit in ppm, add gister, and multiply rical about zero. A an alarm limit of ±	by 3.81 ppm. The value of 0010 bin
[3:0]	Threshold to trig	ources register a	uency alarm in the		value in the reg limit is symme	e limit in ppm, add gister, and multiply rical about zero. A an alarm limit of a	by 3.81 ppm. The value of 0011 bin

DATASHEET



ADVANCED COMMUNICATIONS FINAL

Register Name	cnfg_registers_s	ource_select	Description	(R/W) Register source of many	to select the y of the registers.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			T4_T0_select	f	requency_measure	ement_channel_s	elect
Bit No.	Description			Bit Value	Value Description	on	
[7:5]	Not used.			-	-		
4	T4 TO select			0	TO path registers	s selected.	
	Bit to select betw Reg. OA, OB (sts_ Reg. OC, OD and Reg. 18 to 1E (cr Reg. 77, 78 (sts_	_priority_table) 07 (sts_current nfg_ref_selection		1	T4 path register		
[3:0]	frequency_meas			0000		to no input chan	
	Register to selec			0001		surement taken fr	
	frequency measu			0010		surement taken fr	
	(sts_freq_measu	<i>irement</i>) is taker	n from.	0011		surement taken fr	
				0100 0101		surement taken fr	
				0101		surement taken fr surement taken fr	
				0110		surement taken fr	
				1000		surement taken fr	
				1001		surement taken fr	
				1010		surement taken fr	
				1011	Frequency meas	surement taken fr	om input I11.
				1100		surement taken fr	
				1101		surement taken fr	
				1110		surement taken fr	
				1111	Not used- refers	to no input chan	nel.



Address (hex): 4C

Register Name	sts_freq_measu	rement	Description		/W) Register from which the equency measurement result n be read.		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			freq_measurement_value				
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	Reg. 4B (<i>cnfg_re</i> will represent the to the frequency	the value of the n the channel n egisters_source e offset in frequir monitors. This to the device, ceted in Bit 7 (free	umber selected in _select). This value lency from the clock can be either the or the output of the	k	calculate the of	2's complement s fset in ppm of the alue should be mu	selected input

Register Name	cnfg_DPLL_soft_lin	nit	Description	soft frequency DPLLs. Exceed	to program the limit of the two ing this limit will beyond triggering a	Default Value	1000 1110	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
freq_lim_ph_ loss			D	PLL_soft_limit_v	value .			
Bit No.	Description			Bit Value	Value Descriptio	n		
7	freq_lim_ph_loss Bit to enable the ph DPLL hits its hard fit Reg. 41 and Reg. 4 results in the DPLL time the DPLL track	requency limit 2 (<i>cnfg_DPLL</i> entering the pl	as programmed in _freq_limit). This hase lost state any	0	Phase lost/locke Phase lost forced			
[6:0]	DPLL_soft_limit_va Register to program DPLLs tracks a sou frequency alarm fla sts_operating). This crystal oscillator fre programmed calibr	n to what exter rce before rais ng (Bits 5 and 4 s offset is com equency taking	sing its soft 4 of Reg. 09, pared to the		by 0.628 ppm. T	he limit is symme	ply this 7-bit value etrical about zero. lent to ±8.79 ppm.	



Address (hex): 50

Register Name	cnfg_upper_thre	shold_0	Description	activity alarm s	to program the setting limit for Configuration O.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			upper_thre	eshold_0_value			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by	et operates on a detects that an n erratic, then f s, the accumula h period of 1, 2 Reg. 53 (cnfg_a not occur, the and 1.	for each cycle in tor is incremented a, 4, or 8 cycles, as lecay_rate_0, in ccumulator is	-	Value at which inactivity alarm	the Leaky Bucket i.	will raise an

Register Name	cnfg_lower_threshold_0		Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 0.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			lower_thre	shold_0_value			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	during a cycle, it failed or has bee which this occurs	at operates on a detects that an n erratic, then for the accumulation of 1, 2, the feet of 53 (cnfg_dotes). The accumulation of 1, 2, the feet occur, the accumulation of the accur, the accuracy accuracy to the accuracy ac	or each cycle in tor is incremented , 4, or 8 cycles, as ecay_rate_0, in		Value at which inactivity alarm	the Leaky Bucket	will reset an
	The <i>lower_thresh</i> the Leaky Bucke		the value at which activity alarm.				



Address (hex): 52

Register Name	cnfg_bucket_size_	.0	Description	(R/W) Register maximum size Bucket Configu		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			bucket_s	ize_0_value			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	bucket_size_0_var. The Leaky Bucket during a cycle, it defailed or has been which this occurs, by 1, and for each programmed in Re which this does not decremented by 1 The number in the programmed into the	operates on a 1 etects that an in erratic, then for the accumulate period of 1, 2, and 53 (cnfg_dext occur, the accumulate accumulat	nput has either reach cycle in or is incremented 4, or 8 cycles, as cay_rate_0), in cumulator is	-		the Leaky Bucket veven with further in	•

Register Name	cnfg_decay_rate_0)	Description		to program the k" rate for Leaky Iration 0.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						decay_ra	ate_0_value
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_O_value The Leaky Bucket of during a cycle, it defailed or has been ewhich this occurs, to by 1, and for each programmed in this occur, the accumulation of the Leaky Bucket confidence of the complete of the complete of the leaky Bucket confidence of the leaky Bucket c	perates on a 1 tects that an interratic, then for the accumulate period of 1, 2, as register, in whator is decreman be program	nput has either reach cycle in or is incremented 4, or 8 cycles, as nich this does not ented by 1.	00 01 10 11	Bucket decay ra Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 102	ms. ms.



Address (hex): 54

Register Name	cnfg_upper_thre	shold_1	Description	activity alarm s	to program the setting limit for Configuration 1.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			upper_thre	eshold_1_value			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by	toperates on a detects that an n erratic, then for the accumula h period of 1, 2 Reg. 57 (cnfg_a) not occur, the and 1. ulator count reather upper_thres	for each cycle in tor is incremented , 4, or 8 cycles, as recay_rate_1), in ccumulator is eaches the value shold_1_value, the		Value at which inactivity alarm	the Leaky Bucket i.	will raise an

Register Name	cnfg_lower_thres	shold_1	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 1.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			lower_thre	eshold_1_value			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]		et operates on a detects that an n erratic, then for the accumulation of 1, 2, Reg. 57 (cnfg_denot occur, the accur, the accuracy accuracy to the accuracy accuracy to the accuracy accuracy to the accuracy	input has either or each cycle in for is incremented 4, or 8 cycles, as ecay_rate_1), in		Value at which inactivity alarm	the Leaky Bucket	will reset an
	The <i>lower_thresh</i> the Leaky Bucke		the value at which activity alarm.				



Address (hex): 56

Register Name	cnfg_bucket_size_	_1	Description	(R/W) Register maximum size Bucket Configu		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			bucket_s	ize_1_value			
Bit No.	Description			Bit Value	Value Descripti	ion	
[7:0]	bucket_size_1_va The Leaky Bucket during a cycle, it d failed or has been which this occurs, by 1, and for each programmed in Re which this does no decremented by 1 The number in the programmed into	operates on a 1 etects that an in erratic, then fo the accumulate period of 1, 2, eg. 57 (cnfg_dext) occur, the accumulate accur, the accumulate Bucket cannot	nput has either reach cycle in or is incremented 4, or 8 cycles, as cay_rate_1), in cumulator is	-		the Leaky Bucket veven with further in	•

Register Name	cnfg_decay_rate_1		Description		to program the k" rate for Leaky ration 1.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5 Bit 4	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						decay_ra	ate_1_value
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]				00 01 10	Bucket decay ra	ite of 1 every 128 ite of 1 every 256 ite of 1 every 512	ms.
			11	Bucket decay ra	te of 1 every 102	4 ms.	
	The Leaky Bucket ca "decay" at the same effectively at one hal the fill rate.	rate as the "	fill" cycle, or				



Address (hex): 58

Register Name	cnfg_upper_thre	eshold_2	Description	(R/W) Register to program the activity alarm setting limit for Leaky Bucket Configuration 2.		Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			upper_thre	eshold_2_value			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by	et operates on a detects that an detects that an erratic, then find the accumulation of 1, 2 Reg. 5B (cnfg_ont) occur, the an 1.	for each cycle in tor is incremented , 4, or 8 cycles, as lecay_rate_2), in ccumulator is aches the value shold_2_value, the		Value at which inactivity alarm	the Leaky Bucket i.	will raise an

Register Name	cnfg_lower_threshold_2		Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 2.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3 Bit 2		Bit 1	Bit 0
			lower_thres	shold_2_value			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]		t operates on a detects that an n erratic, then f s, the accumula h period of 1, 2 deg. 5B (cnfg_d) not occur, the action of a deg. 5B (cnfg_d)	input has either for each cycle in tor is incremented , 4, or 8 cycles, as fecay_rate_2), in	-	Value at which inactivity alarm	the Leaky Bucket	will reset an
	The <i>lower_thresh</i> the Leaky Bucket		the value at which activity alarm.				



Address (hex): 5A

Register Name	Register Name cnfg_bucket_size_2		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 2.		Default Value	0000 1000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			bucket_s	ize_2_value				
Bit No.	Description			Bit Value	Value Descript	ion		
[7:0]	bucket_size_2_value The Leaky Bucket of during a cycle, it de failed or has been of which this occurs, to by 1, and for each p programmed in Reg which this does not decremented by 1. The number in the programmed into the	operates on a 1 stects that an interratic, then for the accumulate operiod of 1, 2, g. 5B (<i>cnfg_de</i>) occur, the accumulate occur, t	nput has either r each cycle in or is incremented 4, or 8 cycles, as cay_rate_2), in cumulator is	-		the Leaky Bucket veven with further in	•	

Register Name	cnfg_decay_rate_2		Description	(R/W) Register to program the "decay" or "leak" rate for Leaky Bucket Configuration 2.		Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						decay_rate_2_value	
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_2_value			00	Bucket decay rate of 1 every 128 ms.		
	The Leaky Bucket op	erates on a	128 ms cycle. If,	01	Bucket decay rate of 1 every 256 ms.		
	during a cycle, it dete			10	Bucket decay rate of 1 every 512 ms.		
	failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in this register, in which this does not occur, the accumulator is decremented by 1. The Leaky Bucket can be programmed to "leak" or "decay" at the same rate as the "fill" cycle, or			11	Bucket decay ra	ite of 1 every 102	4 ms.
	"decay" at the same effectively at one had the fill rate.						



Address (hex): 5C

Register Name	cnfg_upper_threshold_3		Description	(R/W) Register to program the activity alarm setting limit for Leaky Bucket Configuration 3.		Default Value	0000 0110
Bit 7	Bit 6	Bit 6 Bit 5		Bit 3	Bit 2	Bit 1	Bit 0
			upper_thre	eshold_3_value			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	during a cycle, it failed or has bee which this occurs	et operates on a detects that an detects that an erratic, then for the accumula eth period of 1, 2 Reg. 5F (cnfg_dot)	for each cycle in tor is incremented , 4, or 8 cycles, as ecay_rate_3), in	-	Value at which inactivity alarm	the Leaky Bucket	will raise an
	When the accumprogrammed as Leaky Bucket rai	the <i>upper_thres</i>	shold_3_value, the				

Register Name	cnfg_lower_threshold_3		Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 3.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			lower_thre	shold_3_value			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	during a cycle, it failed or has bee which this occurs	et operates on a detects that an n erratic, then f s, the accumula h period of 1, 2 Reg. 5F (cnfg_denot occur, the action of a cocur, the action of a cocur, the action of action occur, the action of occur, the action occur, the	for each cycle in tor is incremented , 4, or 8 cycles, as ecay_rate_3), in		Value at which inactivity alarm	the Leaky Bucket	will reset an
	The <i>lower_thresh</i> the Leaky Bucke		the value at which activity alarm.				



Address (hex): 5E

Register Name	e cnfg_bucket_size_3		Description (R/W) Register to maximum size limi Bucket Configurati		limit for Leaky	Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			bucket_s.	ize_3_value			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	bucket_size_3_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5F (cnfg_decay_rate_3), in which this does not occur, the accumulator is decremented by 1. The number in the Bucket cannot exceed the value programmed into this register.			-		the Leaky Bucket veren with further in	•

Register Name	cnfg_decay_rate_、	3	Description		to program the k" rate for Leaky tration 3.	Default Value	0000 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
						decay_r	ate_3_value	
Bit No.	Description			Bit Value	Value Description	Description		
[7:2]	Not used.			-	-			
[1:0]	decay_rate_3_valu			00	Bucket decay rate of 1 every 128 ms.			
	The Leaky Bucket			01	Bucket decay rate of 1 every 256 ms.			
	during a cycle, it do			10	Bucket decay rate of 1 every 512 ms.			
	failed or has been which this occurs, by 1, and for each programmed in thi occur, the accumu	or is incremented 4, or 8 cycles, as nich this does not	11	Bucket decay ra	ate of 1 every 102	4 ms.		
	The Leaky Bucket decay at the same effectively at one had the fill rate.	ne rate as the "1	fill" cycle, or					



FINAL

DATASHEET

Register Name	cnfg_output_freq (TO1 & TO2)	uency	Description	(R/W) Register to configure and Default Value 1000 0101 enable the frequencies available on outputs TO1 and TO2.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	output_	freq_2			outpu	t_freq_1		
Bit No.	Description			Bit Value	Value Description	on		
[7:4]	output_freq_2 Configuration of too toutput TO2. Many dependent on the the T4 APLL. Thes Reg. 65. For more configuring the output TO2.	of the frequence frequencies of the se are configured detail see the d	ies available are the TO APLL and I in Reg. 64 and etailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1100 1101 1110		9 cnfg_digital_free 9 cnfg_digital_free ncy/18. ncy/12. ncy/8. ncy/6. ncy/4. ncy/48. ncy/48. ncy/16. ncy/16.		
[3:0]	output_freq_1 Configuration of too toutput TO1. Many dependent on the the T4 APLL. These Reg. 65. For more configuring the output the the the the the the the the the th	of the frequence frequencies of the se are configured detail see the d	ies available are the TO APLL and I in Reg. 64 and etailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1100 1101 1110		9 cnfg_digital_free 9 cnfg_digital_free ncy/48. ncy/16. ncy/12. ncy/8. ncy/6. ncy/4. ncy/48. ncy/48. ncy/16. ncy/16.		



FINAL

DATASHEET

Register Name	cnfg_output_frequ (TO3 & TO4)	uency	Description		to configure and quencies available and TO4.	Default Value	1000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	output_	freq_4			outpu	t_freq_3	
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	output_freq_4 Configuration of the output TO4. Many dependent on the the T4 APLL. Thes Reg. 65. For more configuring the output TO4.	of the frequenc frequencies of e are configured detail see the d	ies available are the TO APLL and I in Reg. 64 and etailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1100 1101 1110		9 cnfg_digital_fre 9 cnfg_digital_fre ncy/48. ncy/16. ncy/12. ncy/8. ncy/6. ncy/4. ncy/48. ncy/48. ncy/48. ncy/16.	
[3:0]	output_freq_3 Configuration of the output TO3. Many dependent on the the T4 APLL. Thes Reg. 65. For more configuring the output TO9.	of the frequenc frequencies of e are configured detail see the d	ies available are the TO APLL and I in Reg. 64 and etailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1100 1101 1110		9 cnfg_digital_fre 9 cnfg_digital_fre ncy/48. ncy/16. ncy/12. ncy/8. ncy/6. ncy/4. ncy/48. ncy/48. ncy/48. ncy/16.	



FINAL

DATASHEET

Register Name	cnfg_output_freq (T05 & T06)	uency	Description	(R/W) Register to configure and Default Value 1000 101 enable the frequencies available on outputs TO5 and TO6.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	output_	_freq_6			outpu	t_freq_5		
Bit No.	Description			Bit Value	Value Description	on		
[7:4]	output_freq_6 Configuration of toutput TO6. Many dependent on the the T4 APLL. Thes Reg. 65. For more configuring the output Total Configurity Total Configuration Total Configuration Config	y of the frequence e frequencies of t se are configured e detail see the de	ies available are he TO APLL and I in Reg. 64 and etailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110	Output disabled 2 kHz. 8 kHz. TO APLL frequer Digital1 (Reg. 34 TO APLL frequer T4 APLL frequer	ncy/2. 9 cnfg_digital_fre ncy/16. ncy/12. ncy/8. ncy/6. ncy/4. ncy/48. ncy/48. ncy/16. ncy/16.	quencies).	
[3:0]	output_freq_5 Configuration of toutput TO5. Many dependent on the the T4 APLL. These Reg. 65. For more configuring the output Total Configuration	y of the frequence e frequencies of t se are configured e detail see the de	ies available are he TO APLL and I in Reg. 64 and etailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1100 1101 1110		9 cnfg_digital_free of cnfg_digital_free ocy/16. ocy/12. ocy/8. ocy/6. ocy/4. ocy/4. ocy/48. ocy/48. ocy/16. ocy/8.		



FINAL

DATASHEET

Register Name	cnfg_output_fred (TO7 to TO11)	quency	Description	Default Value	1111 0110		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MFrSync_en	FrSync_en	T09_en	TO8_en		outpu	t_freq_7	
Bit No.	Description			Bit Value	Value Description	on	
7	MFrSync_en	ahla tha 2 kHz S	ync output (TO11).	0 1	Output TO11 dis Output TO11 en		
	· ·	iable the 2 kHz 3	yric output (1011).		•		
6	FrSync_en Register bit to en	able the 8 kHz S	ync output (TO10).	0 1	Output TO10 dis Output TO10 en		
5	T09_en		tput from the TO9.	0 1	Output TO9 disa Output TO9 ena		
4	TO8_en Register bit to enoutput from TO8.		mposite clock	0 1	Output TO8 disa Output TO8 ena		
[3:0]	output_freq_7 Configuration of output TO7. Man dependent on the the T4 APLL. The Reg. 65. For mor configuring the o	y of the frequence e frequencies of se are configure e detail see the c	cies available are the TO APLL and d in Reg. 64 and detailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1100 1101 1110	Output disabled 2 kHz. 8 kHz. Digital2 (Reg. 3' TO APLL frequer TO APLL frequer TO APLL frequer TO APLL frequer TO APLL frequer T4 APLL frequer T4 APLL frequer T4 APLL frequer T4 APLL frequer	9 cnfg_digital_frency/2. ncy/48. ncy/16. ncy/12. ncy/8. ncy/6. ncy/4. ncy/48. ncy/16. ncy/16.	quencies).



FINAL

DATASHEET

Register Name	cnfg_T4_DPLL_t	frequency	Description	(R/W) Register to configure the T4 Default Value 0000 0001 DPLL and several other parameters for the T4 path.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	Auto_squelch_ T4	AMI_op_duty	T4_op_ SONSDH			T4_DPLL_frequenc	/		
Bit No.	Description			Bit Value	Value Description	on			
7	Not used.			-	-				
6	Auto_squelch_Ta Register bit to au on TO8 and TO9	utomatically sque	elch the T4 outputs uts have failed.	0 1		d TO9 enabled as in d TO9 disabled whe			
5	AMI_op_duty Register bit to co	•	•	0 1	TO8 output 50:5 TO8 output 5:8 (
4	be either SONET Reg. 35 Bit 4 = 0 SONET/SDH sele Reg. 34 Bit 2.	onfigure the BITS or SDH frequency, otherwise this ection for TO9 is	bit is ignored and	0	TO9 output 2.04 TO9 output 1.54	18 MHz (SDH). 14 MHz (SONET).			
3	Not used.			-	-				
[2:0]	the DPLL in the 1	gure the frequen [4 path. The freq	ncy of operation of Juency of the DPLL he T4 APLL which,	000 001	T4 DPLL mode =	= squelched (clock o = 77.76 MHz (OC-N frequency (before d	rates), giving		
	in turn, affects th TO1 - TO7 see Re	ne frequencies a eg. 60 - Reg. 63.	vailable at outputs It is also possible use the T4 APLL to	010 011	T4 DPLL mode = frequency (before	= 12E1, giving T4 AF re dividers) = 98.30 = 16E1, giving T4 AF	4 MHz.		
	run directly from (cnfg_TO_DPLL_	the TO DPLL out	tput, see Reg. 65 y frequencies are	100	frequency (befor T4 DPLL mode =	re dividers) = 131.0 = 24DS1, giving T4 <i>I</i>	72 MHz. APLL output		
	•	d, as the T4 APLL	he T4 DPLL should input is squelched	101	T4 DPLL mode =	re dividers) = 148.2 = 16DS1, giving T4 / re dividers) = 98.81	APLL output		
	and the 14 ALL	will free ruit.		110	T4 DPLL mode = frequency (before	= E3, giving T4 APLL re dividers) = 274.9	output 44 MHz.		
				111	T4 DPLL mode = frequency (before	DS3, giving T4 APL re dividers) = 178.9	L output 44 MHz.		



FINAL

DATASHEET

Register Name	cnfg_TO_DPLL_fi	requency	Description	(R/W) Register to configure the TO Default Value 0000 000 DPLL and several other parameters for the TO path.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
T4_meas_T0_ oh	T4_APLL_for_ TO	TO_freq_t	o_T4_APLL		TO_DPLL_frequency				
Bit No.	Description			Bit Value	Value Description	on			
7	T4_meas_T0_ph Register bit to co to measure phas enabled the T4 p detector is used t input to the T0 D	ntrol the feature to e offset from the ath is disabled ar to measure the ph	TO path. When and the phase hase between the	0	T4 DPLL disable	normal operation. d, T4 phase detect between selected ut.	or used to		
6	input from the T4	lect whether the 1 DPLL or the TO D then the frequenc	PLL. If the TO	0 1	T4 APLL takes its input from the T4 DPLL. T4 APLL takes its input from the T0 DPLL.				
[5:4]	APLL (TO DPLL m T4_APLL_for_TO; frequency in the *Note that this is T0 DPLL itself - w	t the TO frequency ode*) when select and consequent! T4 path. not the operating thich is fixed at our street at our select and the multiplied o	ted by Bit 6, y the APLL output g frequency of the atputting utput from the LF	00 01 10 11	TO DPLL mode = 12E1, giving T4 APLL output frequency (before dividers) = 98.304 MHz. TO DPLL mode = 16E1, giving T4 APLL output frequency (before dividers) = 131.072 MHz. TO DPLL mode = 24DS1, giving T4 APLL output frequency (before dividers) = 148.224 MHz. TO DPLL mode = 16DS1, giving T4 APLL output frequency (before dividers) = 98.816 MHz.				
3	Not used.			-	-				
[2:0]	APLL (TO DPLL moutput frequency	gure the frequency ode*) and consec in the TO path. Th	quently the APLL his register	000	TO APLL output to 311.04 MHz. TO DPLL mode =	= 77.76 MHz, digita frequency (before of = 77.76 MHz, analo	dividers) = og feedback,		
		3. not the operating	frequency of the	010	311.04 MHz. T0 DPLL mode =	frequency (before of the state	PLL output		
		is the multiplied o	utput from the LF	011	TO DPLL mode =	re dividers) = 98.30 = 16E1, giving T0 A	PLL output		
	Output DFS block page 33.	k. See "PLL Block	Diagram" on	100	TO DPLL mode =	re dividers) = 131.0 = 24DS1, giving TO	APLL output		
				101	TO DPLL mode =	re dividers) = 148.2 = 16DS1, giving T0 re dividers) = 98.8	APLL output		
				110	Not used.	•			
				111	Not used.				



Address (hex): 66

Register Name	cnfg_T4_DPLL_bw		Description	(R/W) Register bandwidth of th	to configure the ne T4 DPLL.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						T4_DPLL	_bandwidth
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	T4_DPLL_bandwidth Register to configure		dth of the T4 DPLL.	00 01 10 11	T4 DPLL 18 Hz T4 DPLL 35 Hz T4 DPLL 70 Hz Not used.	bandwidth.	

Register Name	cnfg_TO_DPLL_Id	ocked_bw	Description	(R/W) Register to bandwidth of the phase locked to	e TO DPLL, when	Default Value	0000 1011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					TO_DPLL_loc	ked_bandwidth	
Bit No.	Description			Bit Value	Value Description		
[7:4]	Not used.			-	-		
[3:0]	when locked to a	gure the bandwic n input reference hether this band	ith of the TO DPLL e. Reg. 3B Bit 7 is width is used all of d to when phase	1000 1001 1010 1011 1100 1101 1111 0000 0001 All other values	TO DPLL 0.3 Hz TO DPLL 0.6 Hz TO DPLL 1.2 Hz TO DPLL 2.5 Hz TO DPLL 4 Hz lo TO DPLL 8 Hz lo TO DPLL 18 Hz I TO DPLL 35 Hz I	011000000110111011111	 l. l. l.



Address (hex): 69

Register Name cnfg_TO_DPLL_acq_bw		acq_bw	Description	(R/W) Register to bandwidth of the not phase locked	e TO DPLL, when	Default Value	0000 1111		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
					TO_DPLL_acqu	uisition_bandwidtl	h		
Bit No.	Description			Bit Value	Value Description				
[7:4]	Not used.			-	-				
[3:0]	when acquiring p Reg. 3B Bit 7 is u	gure the bandwic phase lock on an used to control w used or automa	of the TO DPLL input reference.	1000 1001 1010 1011 1100 1101 1110 1111 0000 0001 All other values	TO DPLL 0.3 Hz TO DPLL 0.6 Hz TO DPLL 1.2 Hz TO DPLL 2.5 Hz TO DPLL 4 Hz ac TO DPLL 8 Hz ac TO DPLL 18 Hz TO DPLL 18 Hz TO DPLL 35 Hz TO DPLL 70 Hz	acquisition bands acquisition bands acquisition bands acquisition bands acquisition bands acquisition bands acquisition bands acquisition bands acquisition bands	width. width. width. width. dth. dth. vidth. vidth.		

Register Name	e cnfg_T4_DPLL_damping Description Bit 6 Bit 5		Description	damping factor along with the	(R/W) Register to configure the damping factor of the T4 DPLL, along with the gain of Phase Detector 2 in some modes.		0001 0011	
Bit 7			Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	T	4_PD2_gain_al	og_8k			T4_damping	mping	
Bit No.	Description			Bit Value	Value Descripti			
7	Not used.			-	-			
[6:4]	when locking to analog feedback	rol the gain of that reference of 8 cmode. This set telection is enable.	ne Phase Detector 2 3 kHz or less in tting is only used if bled in Reg. 6C Bit 7,	-		ne Phase Detector Ince in analog feed	2 when locking to dback mode.	
3	Not used.			-	-			



Address (hex): 6A (cont...)

Register Name	cnfg_T4_DPLL_damping	y Description	damping factor along with the	(R/W) Register to configure the damping factor of the T4 DPLL, along with the gain of Phase Detector 2 in some modes.			0001 0011
Bit 7	Bit 6	Bit 5 Bit 4	Bit 3	В	it 2	Bit 1	Bit 0
	T4_PD2_g	gain_alog_8k				T4_damping	
Bit No.	Description		Bit Value	Value I	Descriptio	n	
[2:0]	T4_damping Register to configure the DPLL. The bit values corn damping factors, depend selected. Damping facto (011). The Gain Peak for the Da Value Description (right)	001 010 011 100 101		35 Hz 35 Hz 1.2 2.5 5 10		lowing bandwidths	
	Damping Factor	Gain Peak	110	Not use	ed.		
	1.2 2.5 5 10 20	0.4 dB 0.2 dB 0.1 dB 0.06 dB 0.03 dB	111	Not use	ed.		

Register Name cnfg_TO_DPLL_damping		Description	damping factor along with the	(R/W) Register to configure the damping factor of the TO DPLL, along with the gain of the Phase Detector 2 in some modes.		0001 0011		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	TC	D_PD2_gain_ald	og_8k			TO_damping		
Bit No.	Description			Bit Value	Value Descript	ion		
7	Not used.			-	-			
[6:4]	when locking to a analog feedback	ol the gain of th a reference of 8 mode. This set election is enab	e Phase Detector 2 kHz or less in ting is only used if led in Reg. 6D Bit 7,	-		ne Phase Detector ence in analog feed	0	
3	Not used.			-	-			



Address (hex): 6B (cont...)

Register Name	cnfg_TO_DPLL_dampin	g Description	damping factor along with the	(R/W) Register to configure the damping factor of the TO DPLL, along with the gain of the Phase Detector 2 in some modes.			Value	0001 0011
Bit 7	Bit 6	Bit 5 Bit 4	Bit 3	Bit 2		Bit	1	Bit 0
	TO_PD2_				TO_da	mping		
Bit No.	Description		Bit Value	Value	Description	n		
[2:0]	DPLL. The bit values co damping factors, deper selected. Damping facto (011).	nding on the bandwidth or of 5 being the default Damping Factors given in the	101	freque <u>≤</u> 4 Hz 5 5 5 5	ncy select 8 Hz 2.5 5 5 5 5		35 Hz 1.2 2.5 5 10	wing bandwidths 70 Hz 1.2 2.5 5 10 20
	Damping Factor	Gain Peak	000 110	Not us Not us				
	1.2 2.5 5 10 20	111	Not us	ed.				

Register Name	Bit 6 Bit 5 T4_PD2_gain_alog		Description	(R/W) Register to configure the gain of Phase Detector 2 in some modes for the T4 DPLL.		Default Value	1100 0010
Bit 7			Bit 4	Bit 3	Bit 2	Bit 2 Bit 1	
T4_PD2_gain_ enable			alog			T4_PD2_gain_digital	
Bit No.	Description			Bit Value	Value Description	on	
7	T4_PD2_gain_enable		0	T4 DPLL Phase	ned according to t ck mode ck mode	nabled and choice	



FINAL

DATASHEET

Address (hex): 6C (cont...)

Register Name	cnfg_T4_DPLL_i	PD2_gain	Description	(R/W) Register to configure the Default Value 1100 0010 gain of Phase Detector 2 in some modes for the T4 DPLL.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1 Bi				
T4_PD2_gain_ enable		T4_PD2_gain_a	log			ital			
Bit No.	Description			Bit Value	Value Description				
[6:4]	when locking to analog feedback	rol the gain of Ph a reference, high k mode. This sett selection is disab	ner than 8 kHz, in ing is not used if		Gain value of Phase Detector 2 when locking to high frequency reference in analog feedback m				
3	Not used.			-	-				
[2:0]	when locking to mode. This setting	rol the gain of Ph a reference in di ng is always used		-		nase Detector 2 w ital feedback mod	hen locking to any le.		

Register Name	cnfg_TO_DPLL_PD2_(gain Description	(R/W) Register to configure the Default Value 1100 0010 gain of Phase Detector 2 in some modes for the TO DPLL.					
Bit 7	Bit 6	Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
TO_PD2_gain_ enable	TO_P	D2_gain_alog			TO_PD2_gain_dig	iital		
Bit No.	Description		Bit Value	Value Description	on			
7	TO_PD2_gain_enable		0 1	TO DPLL Phase	ned according to t ck mode ck mode	nabled and choice		
[6:4]	when locking to a refe analog feedback mod	e gain of Phase Detector 2 erence, higher than 8 kHz, in e. This setting is not used if ion is disabled in Bit 7,	-		nase Detector 2 w reference in analc	hen locking to a og feedback mode.		
3	Not used.		-	-				



FINAL

DATASHEET

Address (hex): 6D (cont...)

Register Name	cnfg_TO_DPLL_PD2_gain Bit 6 Bit 5		Description		to configure the Detector 2 in some TO DPLL.	Default Value	1100 0010		
Bit 7			Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TO_PD2_gain_ enable	nin_ TO_PD2_gain_alog				TO_PD2_gain_digital				
Bit No.	Description			Bit Value	Value Descripti	on			
[2:0]		ol the gain of Pla reference in d ng is always use				nase Detector 2 w ital feedback mod	hen locking to any de.		

Register Name	cnfg_phase_offset [7:0]		Description	(R/W) Bits [7:0] offset control re	•	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			phase_offs	set_value[7:0]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	phase_offset_value[Register forming par	-	e offset control.	-	See Reg. 71, <i>c</i> details.	nfg_phase_offset[15:8] for more



Register Name	cnfg_phase_offset [15:8]	Description		(R/W) Bits [15: offset control r	8] of the phase egister.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			phase_offse	et_value[15:8]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	phase_offset_value[Register forming part the phase offset regis is locked to an input, internal signals beco order to avoid this, th "ramped" to the new only ever adjusted withen this is not neces "ramping" can be dis cnfg_sync_monitor. This register is ignore Phase Build-out is en Reg. 76.	t of the phas ster is written then it is po me out of sy he phase offs value. If the hen the devi ssary, and the sabled, see F	n to when the DPLL assible that some inchronization. In set is automatically a phase offset is ce is in Holdover, his automatic Reg. 7C,		the contents of This value is a number. The value is a number. The value is a number. The value of the picoseconds. The phase offs "traditional" de represents a frinternal 77.76 represented m value of the reinternal 77.76 If, for example, that is +1 ppm oscillator, then offset, will be covalue of 1024 produce a comoutput clock. NoteThe exaclock is determined in Locked in Locked in the locked to in the lock	is register is to be of Reg. 70 cnfg_pha 16-bit 2's complendatue multiplied by the applied phase of the applied phase of the register is not a selay line. This number actional portion of MHz cycle and carrore accurately as for the accurately as for the DPLL is locked in frequency with resulting the period, and he decreased by 1 ppn into the phase offsom the phase offsom the phase offsom the period of the interpretation of the control of the current mode its accuracy of the endown the phase of the endown the phase of the current mode its accuracy of the endown the phase of the phase of the endown the e	ase_offset[7:0]. The ent signed 5:279 represents Iffset in control to a Der 6:279 actually The period of an The period of the Der by 2 ¹¹ . The period of the Der by 2 ¹¹ . The period of the Der by 2 ¹¹ . The period of the Der by 2 ¹¹ . The period of the Der by 2 ¹¹ . The period of the Der by 2 ¹¹ . The period of the Der by 2 ¹¹ . The period of the Der by 2 ¹¹ . The period of the Der by 2 ¹¹ . The period of the Der by 2 ¹¹ . The period of the Der by 2 ¹¹ . The period of the DPLL Der by 2 ¹¹ . The period of the DPLL Der by 2 ¹¹ . The period of the DPLL Der by 2 ¹¹ . The period of the DPLL Der by 2 ¹¹ . The period of the DPLL Der by 2 ¹¹ . The period of the DPLL Der by 2 ¹¹ . The period of the DPLL Der by 2 ¹¹ . The period of the DPLL Der by 2 ¹¹ . The period of the DPLL Der by 2 ¹¹ . The period of the DPLL Der by 2 ¹¹ . The period of the DPLL Der by 2 ¹¹ . The period of the by 2 ¹¹ . Th



Address (hex): 72

Register Name	cnfg_PBO_phase	e_offset	Description	(R/W) Register time error of Ph events.	to offset the mean nase Build-out	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
				PBO_phase_offset					
Bit No.	No. Description				Value Description				
[7:6]	Not used.			-	-				
[5:0]	PBO_phase_offs: Each time a Phase there is an uncer which translates mean error over designed to be ze introduce a fixed will have the effe positive or negati	se Build-out eventainty of up to 5 to a phase hit can large number ero. This registe offset into each of moving the	ons introduced on the output. The of events is r can be used to n PBO event. This	-	number. The valu	ue multiplied by (set in nanosecon ess than -1.4 ns	ds. Values greater should NOT be		

Register Name	cnfg_phase_los.	s_fine_limit	Description	(R/W) Register to configure some of the parameters of the TO DPLL phase detector. Default Value 1010 0010					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
fine_limit_en	noact_ph_loss	narrow_en			pł	hase_loss_fine_li	imit		
Bit No.	Description			Bit Value	Value Description	n			
7	Bits [2:0]. When determined by the	Reg. 74,	lock/loss is	0	Phase loss indication only triggered by other mechase loss triggered when phase error exceeds limit programmed in <i>phase_loss_fine_limit</i> , Bits [2:0].				
6	rapidly. Normally condition, it doe and will phase to when a source be giving tolerance indicated, then finstigated (±360)	ock to the neares becomes available to missing cycles requency and ph of locking). This b o indicate phase	detects this ase lock to be lost t edge (±180°) e again, hence s. If phase loss is	0	No activity on refo indication. No activity trigger		trigger phase lost cation.		



FINAL

DATASHEET

Address (hex): 73 (cont...)

Register Name	cnfg_phase_loss	s_fine_limit	Description	(R/W) Register to configure some of the parameters of the TO DPLL phase detector. Default Value 1010 0010					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
fine_limit_en	noact_ph_loss	narrow_en			рі	hase_loss_fine_l	limit		
Bit No.	Description			Bit Value	Value Description				
5	narrow_en (test Set to 1 (default	,		0 1	Set to 1				
[4:3]	Not used.			-	-				
[2:0]	the phase limit a lost or locked. The window size of a position of the in- the window limit device indicates window for any t indicated. For m (010) is satisfact proportion to the	y Bit 7, this regis at which the devi- ne default value round ±(90° to 1 iputs to the DPLI for 1 to 2 secon phase lock. If it ime then phase ost cases the de tory. The window e value, so a valu- ase acceptance	is outside the loss is immediately fault value of 2 vize changes in	000 001 010 011 100 101 110 111	Do not use. Indic Small phase wind Recommended v))) Larger phase wi)	dow for phase loo alue.	ck indication.		

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register to configure some Default Value of the parameters of the TO DPLL phase detector.			1000 0101
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit O
coarse_lim- phaseloss_en	wide_range_en	multi_ph_resp			_coarse_limit		
Bit No.	Description			Bit Value	Value Descriptio	n	
7	whose range is d phase_loss_coal sets the limit in the	nable the coarse p determined by rse_limit Bits [3:0 he number of inpu ase can move by]. This register ut clock cycles (UI)	0	Phase loss not tr detector. Phase loss trigge limit programme Bits [3:0].	ered when phase	error exceeds the



FINAL

DATASHEET

Address (hex): 74 (cont...)

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register to configure some Default Value 1000 0101 of the parameters of the TO DPLL phase detector.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
coarse_lim- phaseloss_en	wide_range_en	multi_ph_resp			phase_loss	_coarse_limit			
Bit No.	Description			Bit Value	Value Description	on			
6	of applied jitter a the input frequer range phase dete employed. This b detector. This all and therefore ke many cycles (UI).	vice to be tolerant and still do direct pacy rate (up to 77. ector and phase louit enables the widows the device to ep track of, drifts The range of the register used fo [3:0]).	chase locking at 76 MHz), a wide ock detector is le range phase be tolerant to, in input phase of e phase detector	0 1	Wide range phase detector off. Wide range phase detector on.				
5	detector to be us	se result from the sed in the DPLL alo et when this is act	gorithm. Bit 6	0	However it will s	ector limited to ±3 till remember its o any thousands of l	original phase		
	coarse phase decover many thouse excellent jitter are enables that pha algorithm, so that a faster pull-in of the phase measure can give a slower frequencies, but overshoot. Setting this bit in with a 19.44 MH dynamic response.	tector can measur ands of input cycle and wander tolerand ise result to be use t a large phase measurement is limited in pull-in rate at hig could also be use a direct locking mo is z input, would give te as a 19.44 MHz is, where the input	re and keep track es, thus allowing ce. This bit ed in the DPLL easurement gives bit is not set then to ±360° which ther input d to give less ode, for example e the same a input used with	1	phase detector r	ector also uses the result. It can now the ector also uses the result. It can now the ector also uses the			
4	Not used.			-	-				



ADVANCED COMMUNICATIONS FINAL

DATASHEET

Address (hex): 74 (cont...)

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register to configure some			1000 0101
Bit 7	Bit 6	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2				Bit 1	Bit 0
coarse_lim- phaseloss_en	wide_range_en	multi_ph_resp					
Bit No.	Description			Bit Value	ı		
[3:0]	and the coarse p When locking to tolerance greated DPLL can be con many input clock with very low bar how many UI ove tracked. It also s loss detector, wh multi-UI phase ca	f the coarse phase phase detector. A high frequency or than 0.5 UI is restingured to track post periods. This is pendwidths. This reger which the input ets the range of the phase product of the coarse.	signal, and jitter quired, then the hase errors over particularly useful ister configures phase can be he coarse phase with or without the ability.	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011	Input phase error	tracked over ±3 tracked over ±4 tracked over ±6 tracked over ±6 tracked over ±6 tracked over ±2 tracked over ±5 tracked over ±5 tracked over ±6	3 UI. 7 UI. 15 UI. 31 UI. 53 UI. 127 UI. 255 UI. 511 UI. 1023 UI. 2047 UI.

Register Name	cnfg_phasemon		Description		to configure the function for low ts.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ip_noise_ window							
Bit No.	Description			Bit Value	Value Descripti	on	
7	ip_noise_window Register bit to enable around low-frequen feature ensures that outside the 5% wind will not be considered any possible phase connection is remove possible.	cy inputs (2, 4 It any edge can dow where the ed within the E hit when a lov	and 8 kHz). This used by noise edge is expected PPLL. This reduces v-frequency			all edges for phas put edges outside	
[6:0]	Not used.			-	-		



Address (hex): 77

Register Name	sts_current_phase [7:0]		Description	(RO) Bits [7:0] of phase register.		the current Default Value 0	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			current_	phase[7:0]			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	current_phase Bits [7:0] of the curre sts_current_phase [7:0]				See Reg. 78 sts	s_current_phase [<i>15:8]</i> for details.

Address (hex): 78

Register Name	sts_current_phase [15:8]		Description	(RO) Bits [15:8] of the current phase register.		Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			current_	_phase[15:8]				
Bit No.	Description			Bit Value	Value Descript	ion		
[7:0]	current_phase Bits [15:8] of the cur register is used to red detector of either the according to Reg. 4B is averaged in the ph made available.	ad either froi TO DPLL or Bit 4 <i>T4_T0</i>	m the phase the T4 DPLL, <i>Select</i> . The value	- e	with the value This 16-bit valu integer. The va averaged value	is register should be in Reg. 77 sts_cumule is a 2's compler lue multiplied by 0 e of the current phaseasured at the DPL	rent_phase [7:0]. nent signed .707 is the ase error, in	

Register Name	cnfg_phase_ala	arm_timeout	Description	(R/W) Register long before a p raised on an in	Default Value	0011 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
				time	out_value		
Bit No.	Description			Bit Value	Value Description	on	
[7:6]	Not used.			-	-		



Address (hex): 79 (cont...)

Register Name	cnfg_phase_alai	rm_timeout	Description	long before a p	(R/W) Register to configure how long before a phase alarm is raised on an input		0011 0010			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O			
				timed	eout_value					
Bit No.	Description			Bit Value	Bit Value Value Description					
[5:0]	the TO DPLL is a input has been ro is no way to mea because it is no phase alarms ca	ttempting to loc ejected due to a asure whether it longer selected an either remain e-out after 128	a phase alarm, there is good again, by the DPLL. The until reset by second, as selected		time before a pl input. The value seconds. This ti controlling state Pre-locked2 or I	hase alarm will be e multiplied by 2 g me value is the tir e machine will spe	ives the time in me that the and in Pre-locked, before setting the			

Register Name	cnfg_sync_pulses		Description	Sync outputs a and TO11 and	to configure the vailable from TO10 select the source nd 8 kHz outputs	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
2k_8k_from_T4				8k_invert	8k_pulse	2k_invert	2k_pulse	
Bit No.	Description			Bit Value	Value Descriptio	n		
7	2k_8k_from_T4 Register to select the and 8 kHz outputs a			0	2/8 kHz on TO1-TO7 generated from the TO DPLL 2/8 kHz on TO1-TO7 generated from the T4 DPLL			
[6:4]	Not used.			-	-			
3	8k_invert Register bit to invert	the 8 kHz ou	tput from TO10.	0 1	8 kHz TO10 outp 8 kHz TO10 outp			
2	8k_pulse Register bit to enable to be either pulsed o must be enabled to u output TO10, and the be defined by the pe on TO3.	r 50:50 duty use "pulsed o en the pulse v	cycle. Output TO3 output" mode on width on TO10 will	0	8 kHz TO10 outp 8 kHz TO10 outp	•		
1	2k_invert Register bit to invert	the 2 kHz ou	tput from TO11.	0 1	2 kHz TO11 outp 2 kHz TO11 outp			



Address (hex): 7A (cont...)

Register Name	cnfg_sync_pulses		Description	(R/W) Register to Sync outputs ava and TO11 and so for the 2 kHz and from TO1 - TO7.	ailable from TO10 elect the source	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2k_8k_from_T4				8k_invert	8k_pulse	2k_invert	2k_pulse
Bit No.	Description			Bit Value	Value Descriptio	n	
0	2k_pulse Register bit to enable to be either pulsed of must be enabled to output TO10, and the be defined by the perior TO3.	or 50:50 duty o use "pulsed oo en the pulse w	cycle. Output TO3 utput" mode on vidth on TO11 will	0 1	2 kHz TO11 outp 2 kHz TO11 outp	•	

Register Name	cnfg_sync_phase		Description	behavior of the	to configure the synchronization I frame reference.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
indep_FrSync/ MFrSync	Sync_OC-N_ rates					Sync_phase	
Bit No.	Description			Bit Value			
7	indep_FrSync/MF This allows the op		aintaining	0	MFrSync & FrSy other output clo		ways aligned with
		rom the SYNC2k lignment to all c	ock outputs during Cinput, or whether locks and so not	1	MFrSync & FrSyr output clocks.	nc outputs are inc	lependent of othe
6	Sync_OC-N_rates This allows the SN OC-3 derived cloc between the FrSy	/NC2K input to s ks in order to m	aintain alignment	0	The OC-N rate clocks are not affected by the SYNC2K input. The SYNC2K input is sample 6.48 MHz precision. 6.48MHz should be proas the input reference clock.		
	allow a finer sampinput of either 19	pling precision o	f the SYNC2K	1	Allows the SYNC 38.88 MHz inpu and output aligr the current clock		Hz is used when MHz, otherwise
[5:2]	Not used.						



Address (hex): 7B (cont...)

Register Name	cnfg_sync_phase		Description	behavior of the	to configure the synchronization frame reference.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
indep_FrSync/ MFrSync	Sync_OC-N_ rates					Sync_phase	
Bit No.	Description			Bit Value	Value Description	on	
[1:0]	Sync_phase			00	On target.		
	Register to control	the sampling of	of the external Sync	01	0.5 U.I. early		
	input. Nominally th	ne falling edge	of the input is	10	1 U.I. late		
	aligned with the fa The margin is ±0.5		ne reference clock. rval).	11	0.5 U.I. late.		

Register Name	cnfg_sync_monitor		Description	(R/W) Register to configure the external Sync input monitor. It also has a bit to control the phase offset automatic ramping feature. Default Value 0010 1				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
ph_offset_ramp	Syr	nc_monitor_lim	it		Sync_refer	rence_source		
Bit No.	Description			Bit Value	Value Description	on		
7	ph_offset_ramp Register bit to force calibration, see Reg The calibration rout and puts the device ramps the phase of output and feedbac phase offset to the Reg. 70 or 71., hold transparent to the o phase offset visible	j. 71, Cnfg_Pha ine is transpare in holdover wh fset to zero, res k dividers and current prograr lover is then tur outside with no	ent to the outside tile it internally sets all internal then ramps the mmed value from ned off. All this is	0	Phase offset automatically ramped from the o value to the new value when there is a change Reg. 70 or 71. Start phase offset internal calibration routine. bit is reset to 0 when this is complete.			
[6:4]	Sync_monitor_limit An alternative to allesynchronize the out block to alarm when not align with the out input clock cycles. T UI of the selected re does not occur with be raised, see Reg.	owing the exter puts, is to use to the external S utput within a c This register det eference source in this limit, the	the Sync monitor lync input does ertain number of fines the limit in a. If the alignment	000 001 010 011 100 101 110	Sync alarm raise Sync alarm raise Sync alarm raise Sync alarm raise Sync alarm raise Sync alarm raise Sync alarm raise	ed beyond ±2 UI. ed beyond ±3 UI. ed beyond ±4 UI. ed beyond ±5 UI. ed beyond ±6 UI. ed beyond ±7 UI.		



Address (hex): 7C (cont...)

Register Name	cnfg_sync_monit	tor	Description	external Sync in also has a bit to	to configure the nput monitor. It o control the phase ic ramping feature.	Default Value	0010 1011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
ph_offset_ramp		Sync_monitor_lim	nit		Sync_refere	nce_source	
Bit No.	Description			Bit Value	Value Description	1	
[3:0]	Sync_reference_ The external Sync with a particular external Sync ena the external Sync locked to the sele associate the Fra reference clock for	c reference can o input reference. V abling is selected i input will only be ected source. This ime Sync reference	in Reg. 34 Bit 7, e enabled when s can be used to ce with a	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1110 1101 1110	Not used. External Sync ass	ociated with input	112. 113. 114. 115. 116. 117. 118. 119. 1110. 1111.

Register Name cnfg_interrupt		er Name cnfg_interrupt Description			R/W) Register to configure nterrupt output.		0000 0010
Bit 7	Bit 7 Bit 6 Bit 5	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					GPO_en	tristate_en	int_polarity
Bit No.	Description			Bit Value	Value Descrip	tion	
[7:3]	Not used.			-	-		
2	GPO_en			0	Interrupt outp	ut pin used for inter	rupts.
	(Interrupt General output pin is not re allow the pin to be output. The pin wil polarity control bit,	equired, then se used as a gene I be driven to th	tting this bit will ral purpose	1	Interrupt outp	ut pin used for GPO	purpose.
1	tristate_en The interrupt can be connected directly with other sources	to a processor,		0 1		Ilways driven when i only driven when act nen inactive.	



ADVANCED COMMUNICATIONS FINAL

DATASHEET

Address (hex): 7D (cont...)

Register Name	cnfg_interrupt Description		(R/W) Register to configure interrupt output.		Default Value	0000 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					GPO_en	tristate_en	int_polarity
Bit No.	Description			Bit Value	Value Descrip	tion	
0	int_polarity The interrupt pin ca High or Low.	an be configur	ed to be active	0	interrupt.	n driven <i>Low</i> to ind	
	3				interrupt.	<i>y</i>	

Register Name	ister Name cnfg_protection Descripti		enfg_protection Description (R/W) Protect protect agains software write		erroneous	Default Value	1000 0101
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			protecti	on_value			
Bit No.	Description			Bit Value	Value Description	l	
[7:0]	protection_value This register can be software writes a sp			0000 0000 – 1000 0100	Protected mode.		
	before being able to device. Three mode	o modify any o	ther register in the	1000 0101	Fully unprotected		
	(i) protected (ii) fully unprotected	·		1000 0110	Single unprotecte	d.	
	(iii) single unprotect When protected, no be written to. When register in the devic unprotected, only of the device automat	o other register fully unproted e can be written ne register car	cted, any writeable en to. When single n be written before	1000 0111 – 1111 1111	Protected mode.		



ADVANCED COMMUNICATIONS FINAL

DATASHEET

Register Name	cnfg_uPsel		Description	(R/W)* Register reflecting the value on the UPSEL device pins following reset, and writeable in EPROM mode.		Default Value	0000 0000**	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
						upsel_value		
Bit No.	Description			Bit Value	Value Description	on		
[7:3]	Not used.			-	-			
[2:0]	on the UPSEL pin this is used to se interface. Following further effect on the thin thin the thin thin the thin thin thin the thin thin thin the thin thin thin the thin thin thin thin the thin thin thin thin thin thin the thin thin thin thin thin thin thin thin	is of the device a t the mode of the ing power-up, the the microprocess de device can be " sequently commu- gister is program programmed in I e value loaded ir this register is el	e microprocessor ese pins have no sor interface. booted" from an unicate with a mable in EPROM location 7F of the	000 001 010 011 100 101 110 111 (value at reset)	Not used. Interface in EPR Interface in Mul Interface in Inte Interface in Seri Not used. Not used.	tiplexed mode. I mode. orola mode.		

FINAL

DATASHEET

Electrical Specifications

JTAG

The JTAG connections on the ACS8520 allow a full boundary scan to be made. The JTAG implementation is fully compliant to IEEE 1149.1^[5], with the following minor exceptions, and the user should refer to the standard for further information.

- 1. The output boundary scan cells do not capture data from the core, and so do not support INTEST. However this does not affect board testing.
- 2. In common with some other manufacturers, pin TRST is internally pulled *Low* to disable JTAG by default. The standard is to pull *High*. The polarity of TRST is as the standard: TRST *High* to enable JTAG boundary scan mode, TRST *Low* for normal operation.

The JTAG timing diagram is shown in Figure 22.

Over-voltage Protection

The ACS8520 may require Over-Voltage Protection on input reference clock ports according to ITU

Figure 22 JTAG Timing

recommendation K.41^[16]. Semtech protection devices are recommended for this purpose (see separate Semtech data book).

ESD Protection

Suitable precautions should be taken to protect against electrostatic damage during handling and assembly. This device incorporates ESD protection structures that protect the device against ESD damage at ESD input levels up to at least ± 2 kV using the Human Body Model (HBD) MIL-STD-883D Method 3015.7, for all pins except pins 24, 25, 26 and 27 (AMI I/Os) which are protected up to at least ± 1 kV.

Latchup Protection

This device is protected against latchup for input current pulses of magnitude up to at least ± 100 mA to JEDEC Standard No. 78 August 1997.




Table 31 JTAG Timing (for use with Figure 22)

Parameter	Symbol	Minimum	Typical	Maximum	Units
Cycle Time	t _{CYC}	50	-	-	ns
TMS/TDI to TCK rising edge time	t _{SUR}	3	-	-	ns
TCK rising to TMS/TDI hold time	t _{HT}	23	-	-	ns
TCK falling to TDO valid	t _{DOD}	-	-	5	ns



FINAL

DATASHEET

Maximum Ratings

Important Note: The Absolute Maximum Ratings, Table 32, are stress ratings only, and functional operation of the device at conditions other than those indicated in the Operating Conditions sections of this specification are not implied. Exposure to the absolute maximum ratings for an extended period may reduce the reliability or useful lifetime of the product.

Table 32 Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
Supply Voltage VDDa, VDDb, VDDc, VDDd, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VAMI+, VDD_DIFFa, VDD_DIFFb	$V_{ m DD}$	-0.5	3.6	V
Power Supply (DC voltage) VDD5	V _{DD5}	-	5.5	V
Input Voltage (non-supply pins)	V _{IN}	-	5.5	V
Output Voltage (non-supply pins)	V _{OUT}	-	5.5	V
Ambient Operating Temperature Range	T _A	-40	+85	оС
Storage Temperature	T _{STOR}	-50	+150	оС

Operating Conditions

Table 33 Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Units
Power Supply (dc voltage) VDDa, VDDb, VDDc, VDDd, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VAMI+, VDD_DIFFa, VDD_DIFFb	V_{DD}	3.0	3.3	3.6	V
Power Supply (DC voltage) VDD5	V_{DD5}	3.0	3.3/5.0	5.5	V
Ambient Temperature Range	T_A	-40	-	+85	оС
Supply Current (Typical - one 19 MHz output)	I _{DD}	-	130	222	mA
Total Power Dissipation	P _{TOT}	-	430	800	mW

DC Characteristics

Table 34 DC Characteristics: TTL Input Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V _{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Input Current	I _{IN}	-	-	10	μА



FINAL

DATASHEET

Table 35 DC Characteristics: TTL Input Port with Internal Pull-up

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V_{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Pull-up Resistor	PU	25	-	90	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 36 DC Characteristics: TTL Input Port with Internal Pull-down

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V_{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Pull-down Resistor	PD	25	-	90	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 37 DC Characteristics: TTL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
$V_{OUT} Low (I_{OL} = 4mA)$	V_{OL}	0	-	0.4	V
V _{OUT} High (I _{OH} = 4mA)	V _{OH}	2.4	-	-	V
Drive Current	I _D	-	-	4	mA

Table 38 DC Characteristics: PECL Input/Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Input <i>Low</i> Voltage Differential Inputs (Note ii)	V _{ILPECL}	V _{DD} -2.5	-	V _{DD} -0.5	V
PECL Input <i>High</i> Voltage Differential Inputs (Note ii)	V _{IHPECL}	V _{DD} -2.4	-	V _{DD} -0.4	V
Input Differential Voltage	V _{IDPECL}	0.1	-	1.4	V
PECL Input <i>Low</i> Voltage Single-ended Input (Note iii)	V _{ILPECL_S}	V _{DD} -2.4	-	V _{DD} -1.5	V



FINAL

DATASHEET

Table 38 DC Characteristics: PECL Input/Output Port (cont...)


Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Input <i>High</i> Voltage Single-ended Input (Note iii)	V _{ILPECL_S}	V _{DD} -1.3	-	V _{DD} -0.5	V
Input <i>High</i> Current Input Differential Voltage V _{ID} = 1.4V	I _{IHPECL}	-10	-	+10	μА
Input <i>Low</i> Current Input Differential Voltage V _{ID} = 1.4V	I _{ILPECL}	-10	-	+10	μА
PECL Output Low Voltage (Note iv)	V _{OLPECL}	V _{DD} -2.10	-	V _{DD} -1.62	V
PECL Output <i>High</i> Voltage (Note iv)	V _{OHPECL}	V _{DD} -1.25	-	V _{DD} -0.88	V
PECL Output Differential Voltage (Note iv)	V _{ODPECL}	580	-	900	mV

Notes: (i) Unused differential input ports should be left floating and set in LVDS mode, or the positive and negative inputs tied to V_{DD} and GND respectively.

- (ii) Assuming a differential input voltage of at least 100 mV.
- (iii) Unused differential input terminated to V_{DD} -1.4 V.
- (iv) With 50 Ω load on each pin to V_{DD} -2 V, i.e. 82 Ω to GND and 130 Ω to V_{DD} -

Figure 23 Recommended Line Termination for PECL Input/Output Ports





FINAL

DATASHEET


Table 39 DC Characteristics: LVDS Input/Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
LVDS Input Voltage Range Differential Input Voltage = 100 mV	V_{VRLVDS}	0	-	2.40	V
LVDS Differential Input Threshold	V _{DITH}	-100	-	+100	mV
LVDS Input Differential Voltage	V _{IDLVTSDS}	0.1	-	1.4	V
LVDS Input Termination Resistance Must be placed externally across the LVDS \pm input pins of ACS8520. Resistor should be 100 Ω with 5% tolerance	R _{TERM}	95	100	105	Ω
LVDS Output <i>High</i> Voltage (Note (i))	V _{OHLVDS}	-	-	1.585	V
LVDS Output <i>Low</i> Voltage (Note (i))	V _{OLLVDS}	0.885	-	-	V
LVDS Differential Output Voltage	V _{ODLVDS}	250	-	450	mV
LVDS Change in Magnitude of Differential Output Voltage for complementary States (Note (i))	V _{DOSLVDS}	-	-	25	mV
LVDS Output Offset Voltage Temperature = 25°C (Note (i))	V _{OSLVDS}	1.125	-	1.275	V

Note: (i) With 100 Ω load between the differential outputs.

Figure 24 Recommended Line Termination for LVDS Input/Output Ports





FINAL

DATASHEET

DC Characteristics: AMI Input/Output Port

(Across all operating Conditions, unless otherwise stated.)

The Alternate Mark Inversion (AMI) signal is DC balanced and consists of positive and negative pulses with a peak-to-peak voltage of 2.0 \pm 0.2 V.

The electrical specifications are taken from option a) of Table 2/G.703 - Digital 64 kbit/s centralized clock interface, from ITU G.703^[6].

The electrical characteristics of the 64 kbit/s interface are as follows:

Nominal bit rate: 64 kbit/s. The tolerance is determined by the network clock stability.

There should be a symmetrical pair carrying the composite timing signal (64 kHz and 8 kHz). The use of transformers is recommended.

Over-voltage protection requirement: refer to Recommendation K.41^[16]

Code conversion rules:

The data signals are coded in AMI code with 100% duty cycle. The composite clock timing signals convey the 64 kHz bit-timing information using AMI coding with a 50% to 70% duty ratio and the 8 kHz octet phase information by introducing violations in the code rule. The structure of the signals and voltage level are shown in Figure 25, Figure 26 and Figure 27.


Table 40 DC Characteristics: AMI Input/Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
Input Pulse Width	t _{PW}	1.56	7.8	14.04	μS
Input Pulse Rise/Fall Time	t _{R/F}	-	-	5	μS
AMI Input Voltage High	V _{IH AMI}	2.5	-	V _{DD} + 0.3	V
AMI Input Voltage Middle	V _{VIM AMI}	1.5	1.65	1.8	V
AMI Input Voltage Low	V _{VIL AMI}	0	-	1.4	V
AMI Output Current Drive	I _{AMIOUT}	-	-	20	mA
AMI Output <i>High</i> Voltage Output Current = 20mA	V _{OH AMI}	V _{DD} - 0.16	-	-	V
AMI Output <i>Low</i> Voltage Output Current = 20mA	V _{OL AMI}	-	-	0.16	V
Nominal Test Load Impedance	R _{TEST}	-	110	-	Ω
"Mark" Amplitude After Transformer	V _{MARK}	0.9	1.0	1.1	V
"Space" Amplitude After Transformer	V _{SPACE}	- 0.1	0	0.1	V




Figure 25 Signal Structure of 64 kHz/8 kHz Central Clock Interface)



Note... after suitable input/output transformer (also see G. 703^[6]).

Figure 26 AMI Input and Output Signal Levels






FINAL

DATASHEET

Figure 27 Recommended Line Termination for AMI Output/Output Ports



Note... The AMI inputs I1 and I2 should be connected to the external AMI clock source by 470 nF coupling capacitor C1. The AMI differential output T08POS/T08NEG should be coupled to a line transformer with a turns ratio of 3:1. Components C2 = 470 pF and C3 = 2 nF. If a transformer with a turns ratio of 1:1 is used, a 3:1 ratio potential divider R_{load} must be used to achieve the required 1 V p-p voltage level for the positive and negative pulses.

Jitter Performance

Output jitter generation measured over 60 second interval, UI p-p max measured using C-MAC E2747 12.800 MHz TCXO on ICT Flexacom tester.

Table 41 Output Jitter Generation

Test Definition		Conditions	Jitter Spec	ACS8520 Jitter		
Specification	Filter	Bandwidth	I/P Freq	Lock Mode	UI	UI (TYP)
G813 ^[11] for 155 MHz o/p option 1	65 kHz - 1.3 MHz	4 Hz	19 MHz	Direct lock	0.1 p-p	0.067 p-p
				8k lock		0.065 p-p
G813 ^[11] & G812 ^[10] for 2.048 MHz option 1	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 p-p	0.012 p-p
G813 ^[11] for 155 MHz o/p option 2	12 kHz - 1.3 MHz	18 Hz	19 MHz	Direct lock/ 8k lock	0.1 p-p	0.072 p-p
	12 kHz - 1.3 MHz	8 Hz	19 MHz	Direct lock/ 8k lock	0.1 p-p	0.072 p-p
	12 kHz - 1.3 MHz	4 Hz	19 MHz	Direct lock/ 8k lock	0.1 p-p	0.078 р-р
	12 kHz - 1.3 MHz	2.5 Hz	19 MHz	Direct lock/ 8k lock	0.1 p-p	0.078 p-p
	12 kHz - 1.3 MHz	1.2 Hz	19 MHz	Direct lock/ 8k lock	0.1 p-p	0.078 p-p
	12 kHz - 1.3 MHz	0.6 Hz	19 MHz	Direct lock/ 8k lock	0.1 p-p	0.076 p-p
G812 ^[10] for 1.544 MHz o/p	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.05 p-p	0.006 p-p



FINAL

DATASHEET

Table 41 Output Jitter Generation

Test Definition		Conditions	Jitter Spec	ACS8520 Jitter		
Specification	Filter	Bandwidth	I/P Freq	Lock Mode	UI	UI (TYP)
G812 ^[10] for 155 MHz electrical	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.5 p-p	0.118 p-p
G812 ^[10] for 155 MHz electrical	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.075 p-p	0.065 p-p
ETS-300-462-3 ^[3] for 2.048 MHz SEC o/p	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.5 p-p	0.012 p-p
ETS-300-462-3 ^[3] for 2.048 MHz SEC o/p	49 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.2 p-p	0.012 p-p
ETS-300-462-3 ^[3] for 2.048 MHz SSU o/p	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 p-p	0.012 p-p
ETS-300-462-5 ^[4] for 155 MHz o/p	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.5 p-p	0.118 p-p
ETS-300-462-5 ^[4] for 155 MHz o/p	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.1 p-p	0.067 p-p
GR-253-CORE ^[17] net i/f, 51.84 MHz o/p	100 Hz - 0.4 MHz	4 Hz	19 MHz	8k lock	1.5 p-p	0.027 p-p
GR-253-CORE ^[17] net i/f, 51.84 MHz o/p	20 kHz to 0.4 MHz	4 Hz	19 MHz	8k lock	0.15 p-p	0.017 p-p
GR-253-CORE ^[17] net i/f, 155 MHz o/p	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	1.5 p-p	0.118 p-p
GR-253-CORE ^[17] net i/f, 155 MHz o/p	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.15 p-p	0.067 p-p
GR-253-CORE ^[17] cat II elect i/f, 155 MHz	12 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.1 p-p	0.076 p-p
					0.01 rms	0.006 rms
GR-253-CORE ^[17] cat II elect i/f, 51.84 MHz	12 kHz - 400 kHz	4 Hz	19 MHz	8k lock	0.1 p-p	0.018 p-p
					0.01 rms	0.003 rms
GR-253-CORE ^[17] DS1 i/f, 1.544 MHz	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.1 p-p	0.001 p-p
					0.01 rms	<0.001 rms
AT&T 62411 ^[2] for 1.544 MHz	10 Hz - 8 kHz	4 Hz	1.544 MHz	8k lock	0.02 rms	<0.001 rms
AT&T 62411 ^[2] for 1.544 MHz	8 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.025 rms	<0.001 rms
AT&T 62411 ^[2] for 1.544 MHz	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.025 rms	<0.001 rms
AT&T 62411 ^[2] for 1.544 MHz	Broadband	4 Hz	1.544 MHz	8k lock	0.05 rms	<0.001 rms
G-742 ^[8] for 2.048 MHz	DC - 100 kHz	4 Hz	2.048 MHz	8k lock	0.25 rms	0.012 rms
G-742 ^[8] for 2.048MHz	18 kHz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 p-p	0.012 p-p
G-736 ^[7] for 2.048MHz	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 p-p	0.012 p-p
GR-499-CORE ^[18] & G824 ^[14] for 1.544 MHz	10 Hz - 40kHz	4 Hz	1.544 MHz	8k lock	5.0 p-p	0.006 p-p
GR-499-CORE ^[18] & G824 ^[14] for 1.544 MHz	8 kHz - 40kHz	4 Hz	1.544 MHz	8k lock	0.1 p-p	0.006 p-p
GR-1244-CORE ^[19] for 1.544 MHz	> 10 Hz	4 Hz	1.544 MHz	8k lock	0.05 p-p	0.006 p-p
	i	1	1	1	•	i

Note...This table is only for comparing the ACS8520 output jitter performance against values and quoted in various specifications for given conditions. It should not be used to infer compliance to any other aspects of these specifications.




FINAL

DATASHEET

Input/Output Timing

Figure 28 Input/Output Timing with Phase Build-out Off




FINAL

DATASHEET

Package Information

Figure 29 LQFP Package



Notes

The top package body may be smaller than the bottom package body by as much as 0.15 mm.

To be determined at seating plane.

Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side.

D1 and E1 are maximum plastic body size dimensions including mold mismatch.

Details of pin 1 identifier are optional but will be located within the zone indicated.

Exact shape of corners can vary.

A1 is defined as the distance from the seating plane to the lowest point of the package body.

These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.

8 Shows plating.

Table 42 100 Pin LQFP Package Dimension Data (for use with Figure 29)

100 LQFP Package Dimensions in mm	D/E	D1/ E1	A	A 1	A2	е	AN1	AN2	AN3	AN4	R1	R2	L	L1	S	b	b1	С	с1
Min.	-	-	1.40	0.05	1.35	1	11º	11º	O ^o	O ^o	0.08	0.08	0.45	-	0.20	0.17	0.17	0.09	0.09
Nom.	16.00	14.00	1.50	0.10	1.40	0.50	12º	12º	-	3.5°	-	-	0.60	1.00 (ref)	-	0.22	0.20	-	-
Max.	-	-	1.60	0.15	1.45	1	13º	13º	1	7º	-	0.20	0.75	-	-	0.27	0.23	0.20	0.16




FINAL

DATASHEET

Thermal Conditions

The device is rated for full temperature range when this package is used with a 4 layer or more PCB. Copper coverage must exceed 50%. All pins must be soldered to the PCB. Maximum operating temperature must be reduced when the device is used with a PCB with less than these requirements.

Figure 30 Typical 100 Pin LQFP Footprint



F8530D_030QFNFootprt100_02

Notes: (i) Solderable to this limit.


- (ii) Square package dimensions apply in both X and Y directions.
- (iii) Typical example. The user is responsible for ensuring compatibility with PCB manufacturing process, etc.

FINAL

DATASHEET

Application Information

Figure 31 Simplified Application Schematic





Abbreviations

AMI Alternate Mark Inversion

APLL Analogue Phase Locked Loop

BITS Building Integrated Timing Supply

DFS Digital Frequency Synthesis

DPLL Digital Phase Locked Loop

DS1 1544 kbit/s interface rate

Discrete Time Oscillator

E1 2048 kbit/s interface rate

I/O Input - Output

DTO

LOF Loss of Frame Alignment

LOS Loss Of Signal

LQFP Low profile Quad Flat Pack
LVDS Low Voltage Differential Signal
MTIE Maximum Time Interval Error

NE Network Element

OCXO Oven Controlled Crystal Oscillator

PBO Phase Build-out

PDH Plesiochronous Digital Hierarchy
PECL Positive Emitter Coupled Logic
PFD Phase and Frequency Detector

PLL Phase Locked Loop
POR Power-On Reset
ppb parts per billion
ppm parts per million
p-p peak-to-peak
R/W Read/Write

rms root-mean-square

RO Read Only

RoHS Restrictive Use of Certain Hazardous

Substances (directive)

SDH Synchronous Digital Hierarchy
SEC SDH/SONET Equipment Clock

SETS Synchronous Equipment Timing source

SONET Synchronous Optical Network
SSU Synchronization Supply Unit
STM Synchronous Transport Module

TDEV Time Deviation

TCXO Temperature Compensated Crystal

Oscillator

UI Unit Interval

WEEE Waste Electrical and Electronic

Equipment (directive)

References

[1] ANSI T1.101-1999 (1999) Synchronization Interface Standard

[2] AT & T 62411 (12/1990)

ACCUNET® T1.5 Service description and Interface

Specification

[3] ETSI ETS 300 462-3, (01/1997)

Transmission and Multiplexing (TM); Generic

requirements for synchronization networks; Part 3: The control of jitter and wander within synchronization

networks

[4] ETSI ETS 300 462-5 (09/1996)

Transmission and Multiplexing (TM); Generic

requirements for synchronization networks; Part 5: Timing characteristics of slave clocks suitable for operation in Synchronous Digital Hierarchy (SDH) equipment

[5] IEEE 1149.1 (1990)

Standard Test Access Port and Boundary-Scan

Architecture

[6] ITU-T G.703 (10/1998)

Physical/electrical characteristics of hierarchical digital

interfaces

[7] ITU-T G.736 (03/1993)

Characteristics of a synchronous digital multiplex

equipment operating at 2048 kbit/s

[8] ITU-T G.742 (1988)

Second order digital multiplex equipment operating at

8448 kbit/s, and using positive justification

[9] ITU-T G.783 (10/2000)

Characteristics of synchronous digital hierarchy (SDH)

equipment functional blocks

[10] ITU-T G.812 (06/1998)

Timing requirements of slave clocks suitable for use as

node clocks in synchronization networks

[11] ITU-T G.813 (08/1996)

Timing characteristics of SDH equipment slave clocks

(SEC)

[12] ITU-T G.822 (11/1988)

Controlled slip rate objectives on an international digital

connection

[13] ITU-T G.823 (03/2000)

The control of jitter and wander within digital networks

which are based on the 2048 kbit/s hierarchy



FINAL

DATASHEE

[14] ITU-T G.824 (03/2000)

The control of jitter and wander within digital networks which are based on the 1544 kbit/s hierarchy

[15] ITU-T G.825 (03/2000)

The control of jitter and wander within digital networks which are based on the Synchronous Digital Hierarchy (SDH)

[16] ITU-T K.41 (05/1998)

Resistibility of internal interfaces of telecommunication centres to surge overvoltages

[17] Telcordia GR-253-CORE, Issue 3 (09/ 2000) Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria

[18] Telcordia GR-499-CORE, Issue 2 (12/1998) Transport Systems Generic Requirements (TSGR) Common requirements

[19] Telcordia GR-1244-CORE, Issue 2 (12/2000) Clocks for the Synchronized Network: Common Generic Criteria

Trademark Acknowledgements

Semtech and the Semtech S logo are registered trademarks of Semtech Corporation.

ACCUNET® is a registered trademark of AT & T.

AMD is a registered trademark of Advanced Micro Devices, Inc.

C-MAC is a registered trademark of C-MAC MicroTechnology - a division of Solectron Corporation.

ICT Flexacom is a registered trademark of ICT Electronics.

Motorola is a registered trademark of Motorola, Inc.

Telcordia is a registered trademark of Telcordia Technologies.



FINAL

DATASHEET

Revision Status/History

The Revision Status of the datasheet, as shown in the center of the datasheet header bar, may be DRAFT, PRELIMINARY, or FINAL, and refers to the status of the Device (not the datasheet) within the design cycle. DRAFT status is used when the design is being realized but is not yet physically available, and the datasheet content reflects the intention of the design. The datasheet is raised to PRELIMINARY status when initial prototype devices are physically available, and the datasheet content more accurately represents the realization of the design. The datasheet is only raised to FINAL status after

the device has been fully characterized, and the datasheet content updated with measured, rather than simulated parameter values.

This is a FINAL release (Revision 3.02) of the ACS8520 datasheet. Changes made for this document revision are given in Table 43, together with a brief summary of previous revisions. For specific changes between earlier revisions, refer (where available) to those earlier revisions. Always use the current version of the datasheet.

Table 43 Revision History

Revision	Reference	Description of changes
1.00/February 2002	See particular revision	Initial datasheet and minor releases at Preliminary status. Refer to
1.01/February 2002		particular release for the changes made for that release.
1.02/April 2002		
1.03/April 2002		
1.04/May 2002		
1.05/September 2002		
1.06/September 2002		
2.00/January 2003		Major revision. First release at FINAL status and completely revised.
3.00/September 2003		Major revision.
3.01/October 2003		Minor revision
3.02/October 2005	Regs: 1D, 3C, 3D, 63, 64, 65 and 79	Register description updated.
	Figures 23 and 24	Figures updated.
	Page 21	"patent -pending" reference updated to "patented".
	Figure 5	Title change and note added to Figure.
	Figure 30	Redrawn Figure.
	Table 32	New row added for VDD5.
	Figure 19 and pin 68 (Table 2)	References added such that A(1) = CLKE in serial mode.
	Back page	Former US mailing address removed. (Mail now delivered to main address).
	Trademark Acknowledgements and Revision Status/History	Sections updated.
	Front page bullets, back page Ordering Information and Abbreviations sections	References to availability of a lead (Pb)-free packaged version (ACS8520T) added.





FINAL

DATASHEET

Notes



FINAL

DATASHEET

Ordering Information

Table 44 Parts List

Part Number	Description
ACS8520	SETS Synchronous Equipment Timing Source for Stratum 3/4E/4 and SMC Systems
ACS8520T	Lead (Pb)-free packaged version of ACS8520; RoHS and WEEE compliant.

Disclaimers

Life support- This product is not designed or intended for use in life support equipment, devices or systems, or other critical applications. This product is not authorized or warranted by Semtech for such use.

Right to change- Semtech Corporation reserves the right to make changes, without notice, to this product. Customers are advised to obtain the latest version of the relevant information before placing orders.

Compliance to relevant standards- Operation of this device is subject to the User's implementation and design practices. It is the responsibility of the User to ensure equipment using this device is compliant to any relevant standards.

Contacts

For Additional Information, contact the following:

Semtech Corporation Advanced Communications Products

E-mail: sales@semtech.com acsupport@semtech.com

Internet: http://www.semtech.com

USA: 200 Flynn Road, Camarillo, CA 93012-8790

Tel: +1 805 498 2111, Fax: +1 805 498 3804

FAR EAST: 11F, No. 46, Lane 11, Kuang Fu North Road, Taipei, R.O.C.

Tel: +886 2 2748 3380 Fax: +886 2 2748 3390

EUROPE: Semtech Ltd., Units 2 and 3, Park Court, Premier Way,

Abbey Park Industrial Estate, Romsey, Hampshire, S051 9DN Tel: +44 (0)1794 527 600 Fax: +44 (0)1794 527 601



