




# 2 Kbit Serial I<sup>2</sup>C Bus EEPROM For DIMM Serial Presence Detect

#### **FEATURES SUMMARY**

- Software Data Protection for lower 128 bytes
- Two Wire I<sup>2</sup>C Serial Interface
- 100kHz and 400kHz Transfer Rates
- Single Supply Voltage:
  - 2.5 to 5.5V up to 400kHz for M34C02-W
  - 2.2 to 5.5V up to 400kHz for M34C02-L
  - 1.8 to 5.5V up to 100kHz for M34C02-R
  - 1.7 to 3.6V up to 100kHz for M34C02-F
- BYTE and PAGE WRITE (up to 16 bytes)
- RANDOM and SEQUENTIAL READ Modes
- Self-Timed Programming Cycle
- Automatic Address Incrementing
- Enhanced ESD/Latch-Up Protection
- More than 1 Million Erase/Write Cycles
- More than 40 Year Data Retention

Figure 1. Packages



July 2003 1/26


#### SUMMARY DESCRIPTION

The M34C02 is a 2 Kbit serial EEPROM memory able to lock permanently the data in its first half (from location 00h to 7Fh). This facility has been designed specifically for use in DRAM DIMMs (dual interline memory modules) with Serial Presence Detect. All the information concerning the DRAM module configuration (such as its access speed, its size, its organization) can be kept write protected in the first half of the memory.

This bottom half of the memory area can be write-protected using a specially designed software write protection mechanism. By sending the device a specific sequence, the first 128 bytes of the memory become permanently write protected. Care must be taken when using this sequence as its effect cannot be reversed. In addition, the device allows the entire memory area to be write protected, using the  $\overline{\rm WC}$  input (for example by tieing this input to  ${\rm V_{CC}}$ ).

These I<sup>2</sup>C-compatible electrically erasable programmable memory (EEPROM) devices are organized as 256x8 bits.

Figure 2. Logic Diagram




I<sup>2</sup>C uses a two wire serial interface, comprising a bi-directional data line and a clock line. The device carries a built-in 4-bit Device Type Identifier code (1010) in accordance with the I<sup>2</sup>C bus definition to access the memory area and a second Device Type Identifier Code (0110) to access the Protection Register. These codes are used together with three chip enable inputs (E2, E1, E0) so that up to eight 2 Kbit devices may be attached to the I<sup>2</sup>C bus and selected individually.

The device behaves as a slave device in the I<sup>2</sup>C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a START condition, generated by the bus master. The START condition is followed by a

Device Select Code and  $R\overline{W}$  bit (as described in Table 2), terminated by an acknowledge bit.

When writing data to the memory, the memory inserts an acknowledge bit during the 9<sup>th</sup> bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a STOP condition after an Ack for WRITE, and after a NoAck for READ.

Figure 3. DIP, SO, TSSOP and VFDFPN Connections (Top View)



Note: 1. See the pages after page 19 for package dimensions, and how to identify pin-1.

**Table 1. Signal Names** 

E0, E1, E2	Chip Enable
SDA	Serial Data
SCL	Serial Clock
<del>WC</del>	Write Control
Vcc	Supply Voltage
V <sub>SS</sub>	Ground

#### Power On Reset: V<sub>CC</sub> Lock-Out Write Protect

In order to prevent data corruption and inadvertent Write operations during power up, a Power On Reset (POR) circuit is included. The internal reset is held active until  $V_{CC}$  has reached the POR threshold value, and all operations are disabled – the device will not respond to any command. In the same way, when  $V_{CC}$  drops from the operating voltage, below the POR threshold value, all operations are disabled and the device will not respond to any command.

A stable and valid  $V_{CC}$  (as defined in Tables 6 to 9) must be applied before applying any logic signal.

# SIGNAL DESCRIPTION

#### Serial Clock (SCL)

This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor can be connected from Serial Clock (SCL) to  $V_{CC}$ . (Figure 4 indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.

# Serial Data (SDA)

This bi-directional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to V<sub>CC</sub>. (Fig-

ure 4 indicates how the value of the pull-up resistor can be calculated).

#### Chip Enable (E0, E1, E2)

These input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit Device Select Code. These inputs must be tied to  $V_{CC}$  or  $V_{SS}$  to establish the Device Select Code.

# Write Control (WC)

This input signal is provided for protecting the contents of the whole memory from inadvertent write operations. Write Control (WC) is used to enable (when driven Low) or disable (when driven High) write instructions to the entire memory area or to the Protection Register.

When Write Control  $(\overline{WC})$  is tied Low or left unconnected, the write protection of the first half of the memory is determined by the status of the Protection Register.





Figure 4. Maximum R<sub>L</sub> Value versus Bus Capacitance (C<sub>BUS</sub>) for an I<sup>2</sup>C Bus

Figure 5. I<sup>2</sup>C Bus Protocol



**Table 2. Device Select Code** 

145.0 2. 201.00 00.001 0040								
	Device Type Identifier <sup>1</sup>			Chip Enable Address <sup>2</sup>			RW	
	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	E2	E1	E0	R₩
Protection Register Select Code	0	1	1	0	E2	E1	E0	RW

Note: 1. The most significant bit, b7, is sent first.
2. E0, E1 and E2 are compared against the respective external pins on the memory device.

#### **DEVICE OPERATION**

The device supports the I<sup>2</sup>C protocol. This is summarized in Figure 5. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The memory device is always a slave in all communication.

#### **Start Condition**

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the High state. A Start condition must precede any data transfer command. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition, and will not respond unless one is given.

## **Stop Condition**

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven High. A Stop condition terminates communication between the device and the bus master. A Read command that is followed by NoAck can be followed by a Stop condition to force the device into the Stand-by mode. A Stop condition at the end of a Write command triggers the internal EE-PROM Write cycle.

## Acknowledge Bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9<sup>th</sup> clock pulse period, the receiver pulls Serial Data (SDA) Low to acknowledge the receipt of the eight data bits.

#### **Data Input**

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven Low.

# **Memory Addressing**

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the Device Select Code, shown in Table 2 (on Serial Data (SDA), most significant bit first).

The Device Select Code consists of a 4-bit Device Type Identifier, and a 3-bit Chip Enable "Address" (E2, E1, E0). To address the memory array, the 4-bit Device Type Identifier is 1010b; to address the Protection Register, it is 0110b.

Up to eight memory devices can be connected on a single I<sup>2</sup>C bus. Each one is given a unique 3-bit code on the Chip Enable (E0, E1, E2) inputs. When the Device Select Code is received, the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E0, E1, E2) inputs.

The 8<sup>th</sup> bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the Device Select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9<sup>th</sup> bit time. If the device does not match the Device Select code, it deselects itself from the bus, and goes into Standby mode.


**Table 3. Operating Modes** 

Mode	RW bit	WC 1	Bytes	Initial Sequence
Current Address Read	1	Х	1	START, Device Select, $R\overline{W} = 1$
Random Address Read	0	Х	1	START, Device Select, $R\overline{W} = 0$ , Address
Nandom Address Read	1	Х	'	reSTART, Device Select, $R\overline{W} = 1$
Sequential Read	1	Х	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V <sub>IL</sub>	1	START, Device Select, $R\overline{W} = 0$
Page Write	0	V <sub>IL</sub>	≤ 16	START, Device Select, $R\overline{W} = 0$

Note: 1.  $X = V_{IH} \text{ or } V_{IL}$ .



Figure 6. Setting the Write Protection Register ( $\overline{WC} = 0$ )



# **Setting the Software Write-Protection**


The M34C02 has a hardware write-protection feature, using the Write Control (WC) signal. This signal can be driven High or Low, and must be held constant for the whole instruction sequence. When Write Control (WC) is held Low, the whole memory array (addresses 00h to FFh) is write protected. When Write Control (WC) is held High, the write protection of the memory array is dependent on whether software write-protection has been set.

Software write-protection allows the bottom half of the memory area (addresses 00h to 7Fh) to be permanently write protected irrespective of subsequent states of the Write Control (WC) signal.

The write protection feature is activated by writing once to the Protection Register. The Protection Register is accessed with the device select code set to 0110b (as shown in Table 2), and the E2, E1 and E0 bits set according to the states being applied on the E2, E1 and E0 signals. As for any other write command, Write Control (WC) needs to be held Low. Address and data bytes must be sent with this command, but their values are all ignored, and are treated as Don't Care. Once the Protection Register has been written, the write protection of the first 128 bytes of the memory is enabled, and it is not possible to unprotect these 128 bytes, even if the device is powered off and on, and regardless the state of Write Control ( $\overline{WC}$ ). When the Protection Register has been written, the M34C02 no longer responds to the device type

identifier 0110b in either read or write mode.

Figure 7. Result of Setting the Write Protection



47/

ACK ACK **ACK** BYTE WRITE **DEV SEL** BYTE ADDR DATA IN R/W ACK ACK **ACK** PAGE WRITE **DEV SEL** BYTE ADDR DATA IN 1 DATA IN 2 R/W ACK **ACK** DATA IN N AI01941

Figure 8. Write Mode Sequences in a Non Write-Protected Area

#### Write Operations

Following a Start condition the bus master sends a Device Select Code with the  $R\overline{W}$  bit reset to 0. The device acknowledges this, as shown in Figure 8, and waits for an address byte. The device responds to the address byte with an acknowledge bit, and then waits for the data byte.

When the bus master generates a Stop condition immediately after the Ack bit (in the "10<sup>th</sup> bit" time slot), either at the end of a Byte Write or a Page Write, the internal memory Write cycle is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

During the internal Write cycle, Serial Data (SDA) and Serial Clock (SCL) are ignored, and the device does not respond to any requests.

# **Byte Write**

After the Device Select Code and the address byte, the bus master sends one data byte. If the addressed location is hardware write-protected, the device replies to the data byte with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device

replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in Figure 8.

#### **Page Write**

The Page Write mode allows up to 16 bytes to be written in a single Write cycle, provided that they are all located in the same page in the memory: that is, the most significant memory address bits are the same. If more bytes are sent than will fit up to the end of the page, a condition known as 'rollover' occurs. This should be avoided, as data starts to become overwritten in an implementation dependent way.

The bus master sends from 1 to 16 bytes of data, each of which is acknowledged by the device if Write Control (WC) is Low. If the addressed location is hardware write-protected, the device replies to the data byte with NoAck, and the locations are not modified. After each byte is transferred, the internal byte address counter (the 4 least significant address bits only) is incremented. The transfer is terminated by the bus master generating a Stop condition.




Figure 9. Write Cycle Polling Flowchart using ACK

# Minimizing System Delays by Polling On ACK


During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time  $(t_W)$  is shown in Tables 16 and 17, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 9, is:

Initial condition: a Write cycle is in progress.

- Step 1: the bus master issues a Start condition followed by a Device Select Code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).

Figure 10. Read Mode Sequences



Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1st and 3rd bytes) must be identical.

#### **Read Operations**

Read operations are performed independently of whether hardware or software protection has been set.

The device has an internal address counter which is incremented each time a byte is read.

#### **Random Address Read**

A dummy Write is first performed to load the address into this address counter (as shown in Figure 10) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the Device Select Code, with the RW bit set to 1. The device acknowledges this,

and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

#### **Current Address Read**

For the Current Address Read operation, following a Start condition, the bus master only sends a Device Select Code with the RW bit set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in Figure 10, without acknowledging the byte.

#### **Sequential Read**

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in Figure 10. The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last

es, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter 'rolls-over', and the device continues to output data from memory address 00h.

# Acknowledge in Read Mode

For all Read commands, the device waits, after each byte read, for an acknowledgment during the 9<sup>th</sup> bit time. If the bus master does not drive Serial Data (SDA) Low during this time, the device terminates the data transfer and switches to its Standby mode.

#### **USE WITHIN A DRAM DIMM**

In the application, the M34C02 is soldered directly in the printed circuit module. The 3 Chip Enable inputs (pins 1, 2 and 3) are wired at  $V_{CC}$  or  $V_{SS}$  through the DIMM socket (see Table 4). The pullup resistors needed for normal behavior of the  $I^2C$  bus are connected on the  $I^2C$  bus of the mother-board (as shown in Figure 11).

The Write Control ( $\overline{WC}$ ) of the M34C02 can be left unconnected. However, connecting it to V<sub>SS</sub> is recommended, to maintain full read and write access.

## **Programming the M34C02**

When the M34C02 is delivered, full read and write access is given to the whole memory array. It is

recommended that the first step is to use the test equipment to write the module information (such as its access speed, its size, its organization) to the first half of the memory, starting from the first memory location. When the data has been validated, the test equipment can send a Write command to the Protection Register, using the device select code '01100000b' followed by an address and data byte (made up of Don't Care values) as shown in Figure 6. The first 128 bytes of the memory area are then write-protected, and the M34C02 will no longer respond to the specific device select code '0110000xb'. It is not possible to reverse this sequence.

**Table 4. DRAM DIMM Connections** 

DIMM Position	E2	E1	E0
0	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
1	V <sub>SS</sub>	V <sub>SS</sub>	Vcc
2	V <sub>SS</sub>	V <sub>CC</sub>	V <sub>SS</sub>
3	V <sub>SS</sub>	Vcc	Vcc
4	Vcc	V <sub>SS</sub>	V <sub>SS</sub>
5	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>CC</sub>
6	Vcc	Vcc	V <sub>SS</sub>
7	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>

# **INITIAL DELIVERY STATE**

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh).




Figure 11. Serial Presence Detect Block Diagram

- Note: 1. E0, E1 and E2 are wired at each DIMM socket in a binary sequence for a maximum of 8 devices.
  - 2. Common clock and common data are shared across all the devices.
  - 3. Pull-up resistors are required on all SDA and SCL bus lines (typically 4.7  $k\Omega$ ) because these lines are open drain when used as outputs.



#### **MAXIMUM RATING**

Stressing the device above the rating listed in the Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 5. Absolute Maximum Ratings** 

Symbol	Parameter		Min.	Max.	Unit
T <sub>STG</sub>	Storage Temperature		<del>-</del> 65	150	°C
T <sub>LEAD</sub>	Lead Temperature during Soldering	PDIP: 10 seconds SO: 20 seconds (max) <sup>1</sup> TSSOP: 20 seconds (max) <sup>1</sup>		260 235 235	°C
V <sub>IO</sub>	Input or Output range		-0.6	6.5	V
V <sub>CC</sub>	Supply Voltage		-0.3	6.5	V
V <sub>ESD</sub>	Electrostatic Discharge Voltag	e (Human Body model) <sup>2</sup>	-4000	4000	V

Note: 1. IPC/JEDEC J-STD-020A

2. JEDEC Std JESD22-A114A (C1=100 pF, R1=1500  $\Omega$ , R2=500  $\Omega$ )

#### DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measure-

ment Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters

Table 6. Operating Conditions (M34C02-W)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	2.5	5.5	V
T <sub>A</sub>	Ambient Operating Temperature	-40	85	°C

# Table 7. Operating Conditions (M34C02-L)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	2.2	5.5	V
T <sub>A</sub>	Ambient Operating Temperature	-40	85	°C

# Table 8. Operating Conditions (M34C02-R)

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	1.8	5.5	V
T <sub>A</sub>	Ambient Operating Temperature	-40	85	°C

## Table 9. Operating Conditions (M34C02-F)


Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	1.7	3.6	V
T <sub>A</sub>	Ambient Operating Temperature	0	70	°C



**Table 10. AC Measurement Conditions** 

Symbol	Parameter	Min.	Max.	Unit
CL	Load Capacitance	100		pF
	Input Rise and Fall Times		50	ns
	Input Levels	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub>		V
	Input and Output Timing Reference Levels	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>		V

Figure 12. AC Measurement I/O Waveform



**Table 11. Input Parameters** 

and in input i didinatero						
Symbol	Parameter <sup>1,2</sup>	Test Condition	Min.	Max.	Unit	
C <sub>IN</sub>	Input Capacitance (SDA)			8	pF	
C <sub>IN</sub>	Input Capacitance (other pins)			6	pF	
Z <sub>WCL</sub>	WC Input Impedance	V <sub>IN</sub> < 0.5 V	5	20	kΩ	
Z <sub>WCH</sub>	WC Input Impedance	$V_{IN} > 0.7V_{CC}$	500		kΩ	
t <sub>NS</sub>	Pulse width ignored (Input Filter on SCL and SDA)	Single glitch	100	500	ns	

Note: 1. T<sub>A</sub> = 25 °C, f = 400 kHz 2. Sampled only, not 100% tested.

Table 12. DC Characteristics (M34C02-W)

Symbol	Parameter	Test Condition (in addition to those in Table 6)	Min.	Max.	Unit
ILI	Input Leakage Current (SCL, SDA)	$V_{IN} = V_{SS} \text{ or } V_{CC}$		± 2	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ or $V_{CC}$ , SDA in Hi-Z		± 2	μA
	Supply Current	V <sub>CC</sub> =5V, f <sub>c</sub> =400kHz (rise/fall time < 30ns)		2	mA
I <sub>CC</sub>	Supply Current	$V_{CC}$ =2.5V, $f_c$ =400kHz (rise/fall time < 30ns)		1	mA
	I <sub>CC1</sub> Stand-by Supply Current	$V_{IN} = V_{SS} \text{ or } V_{CC}$ , $V_{CC} = 5V$		1	μΑ
ICC1		$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5V$		0.5	μA
V <sub>IL</sub>	Input Low Voltage (E2, E1, E0, SCL, SDA)		-0.3	0.3V <sub>CC</sub>	V
	Input Low Voltage (WC)		-0.3	0.5	V
V <sub>IH</sub>	Input High Voltage (E2, E1, E0, SCL, SDA, WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
V	Output Low Voltage	$I_{OL} = 3mA, V_{CC} = 5V$		0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> = 2.5V		0.4	V

# Table 13. DC Characteristics (M34C02-L)

Symbol	Parameter	Test Condition (in addition to those in Table 7)	Max.	Unit	
ILI	Input Leakage Current (SCL, SDA)	$V_{IN} = V_{SS} \text{ or } V_{CC}$		± 2	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = V <sub>SS</sub> or V <sub>CC</sub> , SDA in Hi-Z		± 2	μA
		V <sub>CC</sub> =5V, f <sub>c</sub> =400kHz (rise/fall time < 30ns)		2	mA
$I_{CC}$	Supply Current	$V_{CC}$ =2.5V, $f_c$ =400kHz (rise/fall time < 30ns)		1	mA
		V <sub>CC</sub> =2.2V, f <sub>c</sub> =400kHz (rise/fall time < 30ns)		1	mA
1	Ctand by Cumply Cumpat	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5$ V		1	μΑ
I <sub>CC1</sub>	Stand-by Supply Current	$V_{IN}$ = $V_{SS}$ or $V_{CC}$ , $2.2V \le V_{CC} < 2.5V$		0.5	μA
V <sub>IL</sub>	Input Low Voltage (E2, E1, E0, SCL, SDA)		-0.3	0.3V <sub>CC</sub>	٧
	Input Low Voltage (WC)		-0.3	0.5	V
V <sub>IH</sub>	Input High Voltage (E2, E1, E0, SCL, SDA, WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	٧
V	Output Low Voltage	$I_{OL} = 3mA, V_{CC} = 5V$		0.4	V
V <sub>OL</sub>	Output Low Vollage	$I_{OL} = 2.1 \text{mA}, \ 2.2 \text{V} \le V_{CC} < 2.5 \text{V}$		0.4	V



Table 14. DC Characteristics (M34C02-R)

Symbol	Parameter	Test Condition (in addition to those in Table 8)	Min.	Max.	Unit
I <sub>LI</sub>	Input Leakage Current (SCL, SDA)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>		± 2	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ or $V_{CC}$ , SDA in Hi-Z		± 2	μΑ
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> =1.8V, f <sub>c</sub> =100kHz (rise/fall time < 30ns)		1	mA
1	Stand by Supply Current	$V_{IN} = V_{SS} \text{ or } V_{CC}$ , $V_{CC} = 5V$		1	μA
I <sub>CC1</sub>	Stand-by Supply Current	$V_{IN}$ = $V_{SS}$ or $V_{CC}$ , $1.8V \le V_{CC} < 2.5V$		0.5	μA
	Input Low Voltage	2.5V ≤ V <sub>CC</sub> ≤ 5.5V	- 0.3	0.3 V <sub>CC</sub>	V
$V_{IL}$	(E2, E1, E0, SCL, SDA)	1.8V ≤ V <sub>CC</sub> < 2.5V	- 0.3	0.25 V <sub>CC</sub>	٧
	Input Low Voltage (WC)		-0.3	0.5	V
V <sub>IH</sub>	Input High Voltage (E2, E1, E0, SCL, SDA, WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
		I <sub>OL</sub> = 3mA, V <sub>CC</sub> = 5V		0.4	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.1 \text{mA}, 2.2 \text{V} \le V_{CC} < 2.5 \text{V}$		0.4	V
		$I_{OL} = 0.15$ mA, $V_{CC} = 1.8$ V		0.2	V

Table 15. DC Characteristics (M34C02-F)

Symbol	Parameter	Test Condition (in addition to those in Table 9)	Min. <sup>1</sup>	Max. <sup>1</sup>	Unit
ILI	Input Leakage Current (SCL, SDA)	$V_{IN} = V_{SS}$ or $V_{CC}$		± 2	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ or $V_{CC}$ , SDA in Hi-Z		± 2	μA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> =1.7V, f <sub>c</sub> =100kHz (rise/fall time < 30ns)		1	mA
	Stand by Supply Current	$V_{IN} = V_{SS} \text{ or } V_{CC}$ , $V_{CC} = 3.6V$		1	μA
I <sub>CC1</sub>	Stand-by Supply Current	$V_{IN}$ = $V_{SS}$ or $V_{CC}$ , $1.7V \le V_{CC} < 2.5V$		0.5	μA
	Input Low Voltage	2.5V ≤ V <sub>CC</sub> ≤ 3.6V	- 0.3	0.3 V <sub>CC</sub>	V
$V_{IL}$	(E2, E1, E0, SCL, SDA)	1.7V ≤ V <sub>CC</sub> < 2.5V	- 0.3	0.25 V <sub>CC</sub>	٧
	Input Low Voltage (WC)		-0.3	0.5	V
V <sub>IH</sub>	Input High Voltage (E2, E1, E0, SCL, SDA, WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
1/	Outrant Law Valtage	$I_{OL} = 2.1 \text{mA}, \ 2.2 \text{V} \le V_{CC} \le 3.6 \text{V}$		0.4	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 0.15$ mA, $V_{CC} = 1.7$ V		0.2	٧

Note: 1. Preliminary Data.

16/26

Table 16. AC Characteristics (M34C02-W, M34C02-L)

	Test conditions specified in Table 10 and Table 6 or 7							
Symbol	Alt.	Parameter	Min.	Max.	Unit			
f <sub>C</sub>	f <sub>SCL</sub>	Clock Frequency		400	kHz			
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock Pulse Width High	600		ns			
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock Pulse Width Low	1300		ns			
t <sub>DL1DL2</sub> <sup>2</sup>	t <sub>F</sub>	SDA Fall Time	20	300	ns			
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Data In Set Up Time	100		ns			
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data In Hold Time	0		ns			
t <sub>CLQX</sub>	t <sub>DH</sub>	Data Out Hold Time	200		ns			
t <sub>CLQV</sub> 3	t <sub>AA</sub>	Clock Low to Next Data Valid (Access Time)	200	900	ns			
t <sub>CHDX</sub> <sup>1</sup>	t <sub>SU:STA</sub>	Start Condition Set Up Time	600		ns			
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start Condition Hold Time	600		ns			
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop Condition Set Up Time	600		ns			
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop Condition and Next Start Condition	1300		ns			
t <sub>W</sub>	t <sub>WR</sub>	Write Time		10	ms			

Note: 1. For a reSTART condition, or following a Write cycle.

Table 17. AC Characteristics (M34C02-R, M34C02-F)

	Test conditions specified in Table 10 and Table 8 or 9								
Symbol	Alt.	Parameter	Min.	Max.	Unit				
f <sub>C</sub>	f <sub>SCL</sub>	Clock Frequency		100	kHz				
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock Pulse Width High	4000		ns				
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock Pulse Width Low	4700		ns				
t <sub>DL1DL2</sub> <sup>2</sup>	t <sub>F</sub>	SDA Fall Time	20	300	ns				
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Data In Set Up Time	250		ns				
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data In Hold Time	0		ns				
t <sub>CLQX</sub>	t <sub>DH</sub>	Data Out Hold Time	200		ns				
t <sub>CLQV</sub> <sup>3</sup>	t <sub>AA</sub>	Clock Low to Next Data Valid (Access Time)	200	3500	ns				
t <sub>CHDX</sub> 1	t <sub>SU:STA</sub>	Start Condition Set Up Time	4700		ns				
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start Condition Hold Time	4000		ns				
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop Condition Set Up Time	4000		ns				
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop Condition and Next Start Condition	4700		ns				
t <sub>W</sub>	t <sub>WR</sub>	Write Time		10	ms				

Note: 1. For a reSTART condition, or following a Write cycle.

<sup>3.</sup> To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.




<sup>2.</sup> Sampled only, not 100% tested.

<sup>3.</sup> To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.


<sup>2.</sup> Sampled only, not 100% tested.

Figure 13. AC Waveforms



# **PACKAGE MECHANICAL**

PDIP8 - 8 pin Plastic DIP, 0.25mm lead frame, Package Outline



PDIP8 - 8 pin Plastic DIP, 0.25mm lead frame, Package Mechanical Data

Symb.	mm			inches			
Symb.	Тур.	Min.	Max.	Тур.	Min.	Max.	
А			5.33			0.210	
A1		0.38			0.015		
A2	3.30	2.92	4.95	0.130	0.115	0.195	
b	0.46	0.36	0.56	0.018	0.014	0.022	
b2	1.52	1.14	1.78	0.060	0.045	0.070	
С	0.25	0.20	0.36	0.010	0.008	0.014	
D	9.27	9.02	10.16	0.365	0.355	0.400	
E	7.87	7.62	8.26	0.310	0.300	0.325	
E1	6.35	6.10	7.11	0.250	0.240	0.280	
е	2.54	-	-	0.100	-	-	
eA	7.62	-	-	0.300	-	-	
eB			10.92			0.430	
L	3.30	2.92	3.81	0.130	0.115	0.150	

– h x 45° □ CP E H SO-a

SO8 narrow - 8 lead Plastic Small Outline, 150 mils body width, Package Outline

Note: Drawing is not to scale.

SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Mechanical Data

C. mak	mm			inches			
Symb.	Тур.	Min.	Max.	Тур.	Min.	Max.	
А		1.35	1.75		0.053	0.069	
A1		0.10	0.25		0.004	0.010	
В		0.33	0.51		0.013	0.020	
С		0.19	0.25		0.007	0.010	
D		4.80	5.00		0.189	0.197	
E		3.80	4.00		0.150	0.157	
е	1.27	-	-	0.050	-	_	
Н		5.80	6.20		0.228	0.244	
h		0.25	0.50		0.010	0.020	
L		0.40	0.90		0.016	0.035	
α		0°	8°		0°	8°	
N		8			8		
СР			0.10			0.004	

Top View

Top View

Top View

A

A

A

A

A

A

VFDFPN-02

VFDFPN8 - 8 lead Very thin Fine pitch Dual Flat Package No lead 2x3mm<sup>2</sup>, Package Outline


Note: 1. Drawing is not to scale.

VFDFPN8 – 8 lead Very thin Fine pitch Dual Flat Package No lead 2x3mm², Package Mechanical Data

Symbol	mm			inches		
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
Α	0.90	0.80	1.00	0.035	0.031	0.039
A1	0.02	0.00	0.05	0.001	0.000	0.002
A3	0.05			0.002		
b	0.25	0.20	0.32	0.010	0.008	0.013
D	2.00	-	-	0.079	-	-
D2	1.65	1.50	1.75	0.065	0.059	0.069
E	3.00	-	-	0.118	-	-
E2	1.80	1.65	1.90	0.071	0.065	0.075
е	0.50	-	-	0.020	-	-
L	0.40	0.30	0.50	0.016	0.012	0.020

The central pad (the area E2 by D2 in the above illustration) is pulled, internally, to V<sub>SS</sub>. It must not be allowed to be connected to any other voltage or signal line on the PCB, for example during the soldering process.

TSSOP8 - 8 lead Thin Shrink Small Outline, Package Outline



Notes: 1. Drawing is not to scale.

TSSOP8 - 8 lead Thin Shrink Small Outline, Package Mechanical Data

Sumb al		mm		inches			
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.	
А			1.200			0.0472	
A1		0.050	0.150		0.0020	0.0059	
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413	
b		0.190	0.300		0.0075	0.0118	
С		0.090	0.200		0.0035	0.0079	
СР			0.100			0.0039	
D	3.000	2.900	3.100	0.1181	0.1142	0.1220	
е	0.650	-	-	0.0256	-	-	
E	6.400	6.200	6.600	0.2520	0.2441	0.2598	
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772	
L	0.600	0.450	0.750	0.0236	0.0177	0.0295	
L1	1.000			0.0394			
α		0°	8°		0°	8°	

B S S E1 E TSSOP8BM

TSSOP8 3x3mm<sup>2</sup> - 8 lead Thin Shrink Small Outline, 3x3mm<sup>2</sup> body size, Package Outline


Notes: 1. Drawing is not to scale.

TSSOP8 3x3mm<sup>2</sup> - 8 lead Thin Shrink Small Outline, 3x3mm<sup>2</sup> body size, Package Mechanical Data

	mm			inches			
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.	
А			1.100			0.0433	
A1		0.050	0.150		0.0020	0.0059	
A2	0.850	0.750	0.950	0.0335	0.0295	0.0374	
b		0.250	0.400		0.0098	0.0157	
С		0.130	0.230		0.0051	0.0091	
D	3.000	2.900	3.100	0.1181	0.1142	0.1220	
E	4.900	4.650	5.150	0.1929	0.1831	0.2028	
E1	3.000	2.900	3.100	0.1181	0.1142	0.1220	
е	0.650	_	_	0.0256	_	_	
СР			0.100			0.0039	
L	0.550	0.400	0.700	0.0217	0.0157	0.0276	
L1	0.950			0.0374			
α		0°	6°		0°	6°	

#### **PART NUMBERING**

# **Table 18. Ordering Information Scheme**



blank = Standard SnPb plating

P = Pb-free plating

G = Green pack

Note: 1. Package available only on request.

2. For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST Sales Office.

4

# **REVISION HISTORY**

**Table 19. Revision History** 

Date	Rev.	Description of Revision
27-Dec-1999	2.0	Adjustments to the formatting. 0 to 70°C temperature range removed from DC and AC tables. No change to description of device, or parameters
07-Dec-2000	2.1	New definition of lead soldering temperature absolute rating for certain packages
13-Mar-2001	2.2	-R voltage range added
18-Jul-2002	2.3	TSSOP8 (3x3mm² body size) package (MSOP8) added
22-May-2002	2.4	VFDFPN8 package (MLP8) added
21-Jul-2003	3.0	Document reformattedF voltage range added.



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong -

India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com

