



Z08470 Customer
Procurement Spec (CPS)

serial data communications requirements in microcomputer systems. The 2860 DART is used as a serial-to-parallel, parallel-to-serial, converter/controller in asynchronous applications. In addition, the device also provides modem controls for both channels. In applications where modem controls are not needed, these lines can be used for general-purpose I/O.



40-Pin Dual-In-Line Package (DIP), Pin Assignments

Copyright 1986 by Zilog, Inc.
All rights reserved. Specifications
(parameters) on products delivered
in the future are subject to change
without notice. All parameters
are tested, except those which are
characterized or guaranteed by
design.

Zilog, Inc. 1315 Dell Ave., Campbell, California 95008
Telephone (408) 370-8000 TWX 910-338-7621

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Test Conditions
V_{IC}	Clock Input Low Voltage	-0.2 ^a	+0.45 ^a	V	
V_{IC}	Clock Input High Voltage	+0.8 ^a	+5.5 ^a	V	
V_{IL}	Input Low Voltage	-0.2 ^a	+0.8 ^a	V	
V_{IH}	Input High Voltage	+2.0 ^a	+5.5 ^a	V	
V_{OL}	Output Low Voltage	+0.4 ^a	V		$V_{CC} = 2.0$ mA
V_{OH}	Output High Voltage	+2.4 ^a	V		$V_{CC} = 2.0$ mA
I_{OL}	Input/Output Low Current	-10 ^a	μA		$0.4 < V_{IC} < 2.4$ V
I_{OH}	Input/Output High Current	+10 ^a	μA		$0.4 < V_{IC} < 2.4$ V
I_{CC}	Power Supply Current	100 ^a	mA		

^a $V_{CC} = 0$ to $V_{IC} = 5.5$ V, $V_{IC} = 0$ to $V_{IC} = 5.5$ V

^b Tested

^c Guaranteed by Design

^d Guaranteed by Characterization

AC CHARACTERISTICS^a


Number	Symbol	Parameter	280-4 DART	280-6 DART	280-8 DART
1	T_{DC}	Clock Cycle Time	250 ^a	400 ^a	180 ^a 400 ^a
2	T_{CH}	Clock Width (High)	105 ^a	2000 ^a	70 ^a 2000 ^a
3	T_{CL}	Clock Fall Time	30 ^a	30 ^a	15 ^a
4	T_{C}	Clock Rise Time	30 ^a	30 ^a	15 ^a
5	T_{CD}	Clock Width (Low)	105 ^a	2000 ^a	70 ^a 2000 ^a
6	T_{DQ}	CE, C/L, R/L to Clock Setup Time	145 ^a	80 ^a	80 ^a
7	T_{DQ}	CE, C/L, R/L to Clock Hold Time	115 ^a	80 ^a	80 ^a
8	T_{DQ}	Clock to Data Out Delay	220 ^a	150 ^a	150 ^a
9	T_{DQ}	Data In to Clock Setup (Write or M1 Cycle)	50 ^a	30 ^a	30 ^a
10	T_{DQ}	R/L to Data Out Read Delay	110 ^a	80 ^a	80 ^a
11	T_{DQ}	CE, C/L, R/L to Data Out Delay (RTRACK Cycle)	180 ^a	100 ^a	100 ^a
12	T_{DQ}	R/L to Clock Setup Time	80 ^a	75 ^a	75 ^a
13	T_{DQ}	R/L to CE, C/L Setup Time (RTRACK Cycle)	140 ^a	120 ^a	120 ^a
14	T_{DQ}	R/L to CE, C/L Delay (RTRACK Cycle)	180 ^a	180 ^a	180 ^a
15	T_{DQ}	R/L to CE, C/L Delay (later ED decodes)	100 ^a	70 ^a	70 ^a
16	T_{DQ}	CE, C/L to R/L Delay	100 ^a	70 ^a	70 ^a
17	T_{DQ}	CE, C/L to R/L Delay	200 ^a	150 ^a	150 ^a
18	T_{DQ}	CE, C/L to R/L Delay (Ready Mode)	210 ^a	175 ^a	175 ^a
19	T_{DQ}	CE, C/L to R/L Delay (Ready Mode)	120 ^a	100 ^a	100 ^a
20	T_{DQ}	CE, C/L to R/L Delay (Ready Mode)	130 ^a	110 ^a	110 ^a

^a Units in microseconds (μs)

^b Tested

^c Guaranteed by Design

^d Guaranteed by Characterization



AC CHARACTERISTICS (Continued)

Number	Symbol	Parameter	280-4 DART	280-6 DART	280-8 DART
1	T_{CH}	Pulse Width (High)	200 ^a	200 ^a	200 ^a
2	T_{CH}	Pulse Width (Low)	200 ^a	200 ^a	200 ^a
3	T_{CH}	CE Cycle Time	400 ^a	300 ^a	300 ^a
4	T_{CH}	CE Width (Low)	180 ^a	100 ^a	100 ^a
5	T_{CH}	CE Width (High)	180 ^a	100 ^a	100 ^a
6	T_{CH}	CE to R/L Delay	300 ^a	220 ^a	220 ^a
7	T_{CH}	CE to R/L Delay (Ready Mode)	5 ^a 9 ^a	5 ^a 9 ^a	5 ^a 9 ^a
8	T_{CH}	CE to R/L Delay	5 ^a 9 ^a	5 ^a 9 ^a	5 ^a 9 ^a
9	T_{CH}	CE Cycle Time	400 ^a	300 ^a	300 ^a
10	T_{CH}	CE Width (Low)	180 ^a	100 ^a	100 ^a
11	T_{CH}	CE Width (High)	180 ^a	100 ^a	100 ^a
12	T_{CH}	R/L to CE, C/L Setup Time (R1 Mode)	0 ^a	0 ^a	0 ^a
13	T_{CH}	R/L Hold Time (R1 Mode)	140 ^a	100 ^a	100 ^a
14	T_{CH}	R/L to R/L Delay (Ready Mode)	10 ^a 13 ^a	10 ^a 13 ^a	10 ^a 13 ^a
15	T_{CH}	R/L to R/L Delay	10 ^a 13 ^a	10 ^a 13 ^a	10 ^a 13 ^a

^a In all modes, the System Clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.

¹ Units equal to System Clock Period.

² Units in microseconds (μs).

^b Tested

^c Guaranteed by Design

^d Guaranteed by Characterization