

# Quad PLL Programmable Clock Generator with Spread Spectrum

# **Features**

- Four fully integrated phase locked loops (PLLs)
- Input frequency range
  - □ External crystal: 8 to 48 MHz for CY2544 and CY2546
  - □ External reference: 8 to 166 MHz clock
- Reference clock input voltage range
  □ 2.5V, 3.0V, and 3.3V for CY2548
  □ 1.8V for CY2544 and CY2546
- Wide operating output frequency range ☐ 3 to 166 MHz
- Programmable spread spectrum with center and down spread option and Lexmark and Linear modulation profiles
- VDD supply voltage options:
  □ 2.5V, 3.0V, and 3.3V for CY2544 and CY2548
  □ 1.8V for CY2546
- Selectable output clock voltages:


  □ 2.5V, 3.0V, and 3.3V for CY2544 and CY2548

  □ 1.8V for CY2546
- Frequency select feature with option to select eight different frequencies over nine clock outputs
- Power down, output enable, and SS ON/OFF controls
- Low jitter, high accuracy outputs
- Ability to synthesize nonstandard frequencies with Fractional-N capability

- Up to nine clock outputs with programmable drive strength
- Glitch free outputs while frequency switching
- 24-pin QFN package
- Commercial and Industrial temperature ranges

### **Benefits**

- Multiple high performance PLLs allow synthesis of unrelated frequencies
- Nonvolatile programming for personalization of PLL frequencies, spread spectrum characteristics, drive strength, crystal load capacitance, and output frequencies
- Application specific programmable EMI reduction using spread spectrum for clocks
- Programmable PLLs for system frequency margin tests
- Meets critical timing requirements in complex system designs
- Suitability for PC, consumer, portable, and networking applications
- Capable of Zero PPM frequency synthesis error
- Uninterrupted system operation during clock frequency switch
- Application compatibility in standard and low power systems





**Table 1. Device Selection Guide** 

Device	Crystal Input	EXCKLKIN Input	CLKIN Input	VDD	VDD_CLK_BX
CY2544	Yes	1.8V LVCMOS	2.5V, 3.0V, 3.3V LVCMOS	2.5V, 3.0V, 3.3V	2.5V, 3.0V, 3.3V
CY2546	Yes	1.8V LVCMOS	1.8V LVCMOS	1.8V	1.8V
CY2548	No	2.5V, 3.0V, 3.3V LVCMOS	2.5V, 3.0V, 3.3V LVCMOS	2.5V, 3.0V, 3.3V	2.5V, 3.0V, 3.3V

Figure 1. Pin Diagram - CY2544/CY2548 24 LD QFN




Table 2. Pin Definition - CY2544/CY2548 (VDD = 2.5V, 3.0V or 3.3V Supply)

Pin Number	Name	10	Description
1	GND	Power	Power Supply Ground
2	CLK1	Output	Programmable Clock Output. Output voltage depends on VDD_CLK_B1 voltage
3	VDD_CLK_B1	Power	Power Supply for Bank1, (CLK1, CLK2, CLK3) Outputs: 2.5V/3.0V/3.3V
4	PD#/OE	Input	Multifunction Programmable Pin. Output enable or Power down mode
5	NC	NC	No Connect
6	CLK2	Output	Programmable Clock Output. Output voltage depends on VDD_CLK_B1 voltage
7	GND	Power	Power Supply Ground
8	CLK3/FS0	Output/Input	<b>Multifunction Programmable Pin.</b> Programmable clock output clock or frequency select pin. Output voltage of CLK3 depends on VDD_CLK_B1 voltage
9	OE/FS1	Input	Multifunction Programmable Pin. Output enable or frequency select pin
10	CLK4/FS2	Output/Input	Multifunction Programmable Pin. Programmable clock output or frequency select input pin. Output voltage of CLK4 depends on VDD_CLK_B2 Voltage
11	CLK5	Output	Programmable Clock Output. Output voltage depends on VDD_CLK_B2 voltage
12	GND	Power	Power Supply Ground
13	CLK6	Output	Programmable Clock Output. Output voltage depends on VDD_CLK_B2 voltage
14	VDD_CLK_B2	Power	Power Supply for Bank2, (CLK4, CLK5, CLK6) Outputs. 2.5V/3.0V/3.3V
15	CLK7/SSON	Output/Input	Multifunction Programmable Pin. Programmable clock output or spread spectrum ON/OFF control input pin. Output voltage of CLK7 depends on Bank3 voltage
16	VDD_CLK_B3	Power	Power Supply for Bank3, (CLK7, CLK8, CLK9) Outputs. 2.5V/3.0V/3.3V

Document #: 001-12563 Rev. \*D



Table 2. Pin Definition – CY2544/CY2548 (VDD = 2.5V, 3.0V or 3.3V Supply) (continued)

Pin Number	Name	Ю	Description
17	CLK8	Output	Programmable Output Clock. Output voltage depends on Bank3 voltage
18	GND	Power	Power Supply Ground
19	GND	Power	Power supply ground
20	CLK9	Output	Programmable Clock Output. Output voltage depends on VDD_CLK_B3 voltage
21	CLKIN	Input	<b>2.5V/3.0V/3.3V Reference Clock Input.</b> The signal level of CLKIN input must track VDD power supply on pin 22.
22	VDD	Power	Power Supply. 2.5V/3.0V/3.3V
23	XOUT	Output	Crystal Output for CY2544
	DNU	Output	Do Not Use this Pin for CY2548
24	XIN/EXCLKIN	Input	Crystal Input or 1.8V External Clock Input for CY2544
	EXCLKIN	Input	2.5V/3.0V/3.3V External Clock Input for CY2548

Figure 2. Pin Diagram - CY2546 24 LD QFN




Table 3. Pin Definition – CY2546 (VDD = 1.8V Supply)

Pin Number	Name	Ю	Description
1	GND	Power	Power Supply Ground
2	CLK1	Output	Programmable Clock Output. Output voltage depends on VDD_CLK_B1 voltage
3	VDD_CLK_B1	Power	Power Supply for Bank1, (CLK1, CLK2, CLK3) Outputs. 1.8V
4	PD#/OE	Input	Multifunction Programmable Pin. Output enable or power down mode
5	VDD	Power	Power Supply. 1.8V
6	CLK2	Output	Programmable Clock Output. Output voltage depends on VDD_CLK_B1 voltage
7	GND	Power	Power Supply Ground
8	CLK3/FS0	Output/Input	<b>Multifunction Programmable Pin.</b> Programmable clock output or frequency select input pin. Output voltage of CLK3 depends on VDD_CLK_B1 voltage
9	OE/FS1	Input	Multifunction Programmable Pin. Output enable or frequency select pin
10	CLK4/FS2	Output/Input	Multifunction Programmable Pin. Programmable clock output or frequency select input pin. Output voltage of CLK4 depends on VDD_CLK_B2 voltage



Table 3. Pin Definition - CY2546	(VDD = 1.8V Supply) (continued)
----------------------------------	---------------------------------

Pin Number	Name	10	Description
11	CLK5	Output	Programmable Clock Output. Output voltage depends on VDD_CLK_B2 voltage
12	GND	Power	Power Supply Ground
13	CLK6	Output	Programmable Clock Output. Output voltage depends on VDD_CLK_B2 voltage
14	VDD_CLK_B2	Power	Power Supply for Bank2, (CLK4, CLK5, CLK6) Outputs. 1.8V
15	CLK7/SSON	Output/Input	Multifunction Programmable Pin. Programmable clock output or spread spectrum ON/OFF control input pin. Output voltage of CLK7 depends on VDD_CLK_B3 voltage
16	VDD_CLK_B3	Power	Power Supply for Bank3, (CLK7, CLK8, CLK9) Outputs. 1.8V
17	CLK8	Output	Programmable Clock Output. Output voltage depends on VDD_CLK_B3 voltage
18	GND	Power	Power Supply Ground
19	GND	Power	Power Supply Ground
20	CLK9	Output	Programmable Clock Output. Output voltage depends on VDD_CLK_B3 voltage
21	CLKIN	Input	External 1.8V Low Voltage Reference Clock Input
22	VDD	Power	Power Supply. 1.8V
23	XOUT	Output	Crystal Output
24	XIN/EXCLKIN	Input	Crystal input or 1.8V external clock input

# **General Description**

# Four Configurable PLLs

The CY2544, CY2548 and CY2546 have four programmable PLLs that can be used to generate output frequencies ranging from 3 to 166 MHz. The advantage of having four PLLs is that a single device generates up to four independent frequencies from a single crystal.

### Input Reference Clocks

The input to the CY2544, CY2548 and CY2546 can be either a crystal or a clock signal. The input frequency range for crystal (XIN) is 8 MHz to 48 MHz and that for external reference clock (EXCLKIN) is 8 MHz to 166 MHz. The voltage range for the reference clock input of CY2548 is 2.5V/3.0V/3.3V while that for CY2544 and CY2546 is 1.8V. This gives user an option for this device to be compatible for different input clock voltage levels in the system.

There is provision for a secondary reference clock input, CLKIN with applied frequency range of 8 MHz to 166 MHz. When CLKIN signal at pin 21 is used as a reference input to the PLL, a valid signal at EXCLKIN (as specified in the AC and DC Electrical Specification table) must be present for the devices to operate properly.

### **Multiple Power Supplies**

These devices are designed to operate at internal supply voltage of 1.8V. In the case of the high voltage part (CY2544/CY2548), an internal regulator is used to generate 1.8V from the 2.5V/3.0V/3.3V VDD supply voltage at pin 22. For the low voltage

part (CY2546), this internal regulator is bypassed and 1.8V at VDD pin 22 is directly used.

### **Output Bank Settings**

There are nine clock outputs grouped in three output driver banks. The Bank 1, Bank 2, and Bank 3 correspond to (CLK1, CLK2, CLK3), (CLK4, CLK5, CLK6), and (CLK7, CLK8, CLK9) respectively. Separate power supplies are used for each of these banks and they can be any of 2.5V, 3.0V, or 3.3V for CY2544/CY2548 and 1.8V for CY2546 giving user multiple choice of output clock voltage levels.

### **Output Source Selection**

These devices have programmable input sources for each of its nine clock outputs (CLK1–9). There are six available clock sources for these outputs. These clock sources are: XIN/EXCLKIN, CLKIN, PLL1, PLL2, PLL3, or PLL4. Output clock source selection is done using four out of six crossbar switch. Thus, any one of these six available clock sources can be arbitrarily selected for the clock outputs. This gives user a flexibility to have up to four independent clock outputs.

# **Spread Spectrum Control**

Two of the four PLLs (PLL3 and PLL4) have spread spectrum capability for EMI reduction in the system. The device uses a Cypress proprietary PLL and Spread Spectrum Clock (SSC) technology to synthesize and modulate the frequency of the PLL. The spread spectrum feature can be turned on or off using a multifunction control pin (CLK7/SSON). It can be programmed to either center spread range from ±0.125% to ±2.50% or down spread range from -0.25% to -5.0% with Lexmark or Linear profile.



# Frequency Select

There are three multifunction frequency select pins (FS0, FS1 and FS2) that provide an option to select eight different sets of frequencies among each of the four PLLs. Each output has programmable output divider options.

# Glitch-Free Frequency Switch

When the frequency select pin (FS) is used to switch frequency, the outputs are glitch-free provided frequency is switched using output dividers. This feature enables uninterrupted system operation while clock frequency is being switched.

### PD#/OE Mode

PD#/OE (Pin 4) can be programmed to operate as either power down (PD#) or output enable (OE) mode. PD# is a low-true input. If activated it shuts off the entire chip, resulting in minimum power consumption for the device. Setting this signal high brings the device in the operational mode with default register settings.

When this pin is programmed as Output Enable (OE), clock outputs can be enabled or disabled using OE (pin 4). Individual clock outputs can be programmed to be sensitive to this OE pin.

# **Output Drive Strength**

The DC drive strength of the individual clock output can be programmed for different values. Table 4 shows the typical rise and fall times for different drive strength settings.

Table 4. Output Drive Strength

Output Drive Strength	Rise/Fall Time (ns) (Typical Value)
Low	6.8

Table 4. Output Drive Strength

Output Drive Strength	Rise/Fall Time (ns) (Typical Value)
Mid Low	3.4
Mid High	2.0
High	1.0

### **Generic Configuration and Custom Frequency**

There is a generic set of output frequencies available from the factory that can be used for the device evaluation purposes. The devices, CY2544, CY2548 and CY2546 can be custom programmed to any desired frequencies and listed features. For customer specific programming, please contact local Cypress Field Application Engineer (FAE) or sales representative.



# **Absolute Maximum Conditions**

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	Supply voltage for CY2544/CY2548		-0.5	4.5	V
$V_{DD}$	Supply voltage for CY2546		-0.5	2.6	V
V <sub>DD_CLK_BX</sub>	Output bank supply voltage		-0.5	4.5	V
V <sub>IN</sub>	Input voltage for CY2544/CY2548	Relative to V <sub>SS</sub>	-0.5	V <sub>DD</sub> +0.5	V
V <sub>IN</sub>	Input voltage for CY2546	Relative to V <sub>SS</sub>	-0.5	2.2	V
T <sub>S</sub>	Temperature, storage	Non Functional	-65	+150	°C
ESD <sub>HBM</sub>	ESD Protection (Human Body Model)	JEDEC EIA/JESD22-A114-E	2000		Volts
UL-94	Flammability rating	V-0 at 1/8 in.		10	ppm
MSL	Moisture sensitivity level			3	

# **Recommended Operating Conditions**

Parameter	Description	Min	Тур	Max	Unit
V <sub>DD</sub>	VDD Operating voltage for CY2544/CY2548	2.25	_	3.60	V
$V_{DD}$	VDD Operating voltage for CY2546	1.65	1.8	1.95	V
V <sub>DD_CLK_BX</sub>	Output driver voltage for Bank 1, 2 and 3	1.65	_	3.60	V
T <sub>AC</sub>	Commercial ambient temperature	0	_	+70	°C
T <sub>AI</sub>	Industrial ambient temperature	-40		+85	°C
C <sub>LOAD</sub>	Maximum load capacitance	_	_	15	pF
t <sub>PU</sub>	Power up time for all V <sub>DD</sub> to reach minimum specified voltage (power ramps must be monotonic)	0.05	-	500	ms



# **DC Electrical Specifications**

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2 mA, drive strength = [00]	_	_	0.4	V
		I <sub>OL</sub> = 3 mA, drive strength = [01]				
		I <sub>OL</sub> = 7 mA, drive strength = [10]				
		I <sub>OL</sub> = 12 mA, drive strength = [11]				
V <sub>OH</sub>	Output high voltage	$I_{OH} = -2$ mA, drive strength = [00]	V <sub>DD_CLK_BX</sub> - 0.4	-	_	V
		I <sub>OH</sub> = -3 mA, drive strength = [01]	- 0.4			
		I <sub>OH</sub> = -7 mA, drive strength = [10]				
		$I_{OH} = -12 \text{ mA}$ , drive strength = [11]				
V <sub>IL1</sub>	Input low voltage of PD#/OE, FS0, FS1, FS2 and SSON		_	-	0.2*V <sub>DD</sub>	V
V <sub>IL2</sub>	Input low voltage of CLKIN for CY2544/CY2548		_	-	0.1*V <sub>DD</sub>	V
V <sub>IL3</sub>	Input low voltage of EXCLKIN for CY2544		_	-	0.15	V
V <sub>IL4</sub>	Input low voltage of EXCLKIN for CY2548		_	-	0.1*V <sub>DD</sub>	V
$V_{IL5}$	Input low voltage of CLKIN, EXCLKIN for CY2546		-	-	0.1*V <sub>DD</sub>	V
V <sub>IH1</sub>	Input high voltage of PD#/OE, FS0, FS1, FS2 and SSON		0.8*V <sub>DD</sub>	-	_	V
V <sub>IH2</sub>	Input high voltage of CLKIN for CY2544/CY2548		0.9*V <sub>DD</sub>	-	_	V
V <sub>IH3</sub>	Input high voltage of EXCLKIN for CY2544		1.6	-	2.2	V
V <sub>IH4</sub>	Input high voltage of EXCLKIN for CY2548		0.9*V <sub>DD</sub>	-	_	V
V <sub>IH5</sub>	Input high voltage of CLKIN, EXCLKIN for CY2546		0.9*V <sub>DD</sub>	-	_	V
I <sub>IL1</sub>	Input low current of PD#/OE and FS1	$V_{IL} = 0V$	_	-	10	μA
I <sub>IH1</sub>	Input high current of PD#/OE and FS1	$V_{IH} = V_{DD}$	_	-	10	μΑ
I <sub>IL2</sub>	Input low current of SSON, FS0, and FS2	V <sub>IL</sub> = 0V (Internal pull dn = 160k typ)	_	-	10	μΑ
I <sub>IH2</sub>	Input high current of SSON, FS0, and FS2	$V_{IH} = V_{DD}$ (Internal pull dn = 160k typ)	14	-	36	μA
R <sub>DN</sub>	Pull down resistor of SSON, FS0, FS2 and clocks (CLK1-CLK9) in off-state	Clock outputs in off-state by setting PD# = Low	100	160	250	kΩ
I <sub>DD</sub> <sup>[1,2]</sup>	Supply current for CY2546	PD# = High, No load	_	20	_	mA
	Supply current for CY2544/CY2548	PD# = High, No load	_	22	_	mA
I <sub>DDS</sub> <sup>[1]</sup>	Standby current	PD# = Low	_	3	_	μA
C <sub>IN</sub> <sup>[1]</sup>	Input capacitance	SSON, CLKIN, PD#/OE, FS0, FS1, and FS2 pins	_		7	pF

- Notes
  1. Guaranteed by design but not 100% tested.
  2. Configuration dependent.



# **AC Electrical Specifications**

Parameter	Description	Conditions	Min	Тур	Max	Unit
F <sub>IN</sub> (crystal)	Crystal frequency, XIN		8	-	48	MHz
F <sub>IN</sub> (clock)	Input clock frequency (CLKIN or EXCLKIN)		8	-	166	MHz
F <sub>CLK</sub>	Output clock frequency		3	-	166	MHz
DC1	Output duty cycle, All clocks except Ref Out	Duty cycle is defined in Figure 4; t <sub>1</sub> /t <sub>2</sub> , measured at 50% of V <sub>DD-CLK_BX</sub>	45	50	55	%
DC2	Ref Out clock duty cycle	Ref In Min 45%, Max 55%	40	_	60	%
T <sub>RF1</sub> <sup>[1]</sup>	Output rise/fall Time	Measured from 20% to 80% of $V_{DD\_CLK\_BX}$ , as shown in Figure 5, $C_{LOAD} = 15$ pF, Drive strength [00]	-	6.8	_	ns
T <sub>RF2</sub> <sup>[1]</sup>	Output rise/fall Time	Measured from 20% to 80% of V <sub>DD_CLK_BX</sub> , as shown in Figure 5, C <sub>LOAD</sub> = 15 pF, Drive strength [01]	-	3.4	-	ns
T <sub>RF3</sub> <sup>[1]</sup>	Output rise/fall Time	Measured from 20% to 80% of V <sub>DD_CLK_BX</sub> , as shown in Figure 5, C <sub>LOAD</sub> = 15 pF, Drive strength [10]	-	2.0	_	ns
T <sub>RF4</sub> <sup>[1]</sup>	Output rise/fall Time	Measured from 20% to 80% of $V_{DD\_CLK\_BX}$ , as shown in Figure 5, $C_{LOAD} = 15$ pF, Drive strength [11]	-	1.0	_	ns
T <sub>CCJ</sub> <sup>[1,2]</sup>	Cycle-to-cycle Jitter (peak)	Configuration dependent. See Table 5	-	150	_	ps
T <sub>LOCK</sub> <sup>[1]</sup>	PLL lock time	Measured from 90% of the applied power supply level	-	1	3	ms

# Table 5. Configuration Example for C-C Jitter

Ref. Freq.	CLK1 Output		CLK2 Output		CLK3 Output		CLK4 Output		CLK5 Output	
(MHz)	Freq. (MHz)	C-C Jitter Typ (ps)								
14.3181	8.0	134	166	103	48	92	74.25	81	Not Used	
19.2	74.25	99	166	94	8	91	27	110	48	75
27	48	67	27	109	166	103	74.25	97	Not Used	
48	48	93	27	123	166	137	166	138	8	103

# Recommended Crystal Specification for SMD Package

Parameter	Description	Range 1	Range 2	Range 3	Unit
F <sub>IN</sub>	Crystal frequency	8 – 14	14 – 28	28 – 48	MHz
R1	Maximum Motional resistance (ESR)	135	50	30	Ω
CL	Parallel load capacitance (see Note 3 below)	8 – 18	8 – 14	8 – 12	pF
DL(max)	Maximum crystal drive level	300	300	300	μW




# **Recommended Crystal Specification for Thru-Hole Package**

Parameter <sup>[3]</sup>	Description	Range 1	Range 2	Range 3	Unit
F <sub>IN</sub>	Crystal frequency	8 – 14	14 – 24	24 – 32	MHz
R1	Maximum Motional resistance (ESR)	90	50	30	Ω
CL	Parallel load capacitance (see Note 3 below)	8 – 18	8 – 12	8 – 12	pF
DL(max)	Maximum crystal drive level	1000	1000	1000	μW

# **Test and Measurement Setup**

Figure 3. Test and Measurement Setup




# **Voltage and Timing Definitions**

Figure 4. Duty Cycle Definition  $V_{DD\_CLK\_BX}$ 50% of V DD\_CLK\_BX

Clock Output

Figure 5. Rise Time =  $T_{RF}$ , Fall Time =  $T_{RF}$ 



<sup>3.</sup> CY2544, CY2548 and CY2546 have internal crystal load capacitance (CL) adjustment feature.



# **Ordering Information**

Part Number <sup>[4]</sup>	Туре	VDD(V)	Production Flow
Pb-free			
CY2544Cxxx	24-pin QFN	Supply voltage: 2.5V, 3.0V or 3.3V	Commercial, 0°C to 70°C
CY2544CxxxT	24-pin QFN -Tape and Reel	Supply voltage: 2.5V, 3.0V or 3.3V	Commercial, 0°C to 70°C
CY2548Cxxx	24-pin QFN	Supply voltage: 2.5V, 3.0V or 3.3V	Commercial, 0°C to 70°C
CY2548CxxxT	24-pin QFN -Tape and Reel	Supply voltage: 2.5V, 3.0V or 3.3V	Commercial, 0°C to 70°C
CY2546Cxxx	24-pin QFN	Supply voltage: 1.8V	Commercial, 0°C to 70°C
CY2546CxxxT	24-pin QFN -Tape and Reel	Supply voltage: 1.8V	Commercial, 0°C to 70°C
CY2544lxxx	24-pin QFN	Supply voltage: 2.5V, 3.0V or 3.3V	Industrial, -40°C to +85°C
CY2544IxxxT	24-pin QFN -Tape and Reel	Supply voltage: 2.5V, 3.0V or 3.3V	Industrial, -40°C to +85°C
CY2548Ixxx	24-pin QFN	Supply voltage: 2.5V, 3.0V or 3.3V	Industrial, -40°C to +85°C
CY2548IxxxT	24-pin QFN -Tape and Reel	Supply voltage: 2.5V, 3.0V or 3.3V	Industrial, -40°C to +85°C
CY2546lxxx	24-pin QFN	Supply voltage: 1.8V	Industrial, -40°C to +85°C
CY2546lxxxT	24-pin QFN -Tape and Reel	Supply voltage: 1.8V	Industrial, -40°C to +85°C

### Note


xxx indicates Factory Programmable and are factory programmed configurations. For more details, contact your local Cypress FAE or Cypress Sales Representative.

51-85203-\*A



# **Package Drawing and Dimensions**

Figure 6. 24-LD QFN 4x4 mm (Subcon Punch Type Pkg with 2.49x2.49 EPAD) LF24A/LY24A



# NOTES:

1. WHATCH IS SOLDERABLE EXPOSED METAL.

2. REFERENCE JEDEC#: MO-220

3. PACKAGE WEIGHT: 0.042g

4. ALL DIMENSIONS ARE IN MM [MIN/MAX]

5. PACKAGE CODE

Document #: 001-12563 Rev. \*D

PART #	DESCRIPTION
LF24A	STANDARD
LY24A	LEAD FREE



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	690257	RGL	See ECN	New Datasheet
*A	790516	RGL	See ECN	Separated the Pin Configuration drawing into two to show the difference between CY2544 and CY2546 pinouts. Changed the IDD from 22 mA maximum to 25 mA typical Changed I <sub>ILSR</sub> Internal pull down from 100K to 160K Changed I <sub>IHSR</sub> Internal pull down from 100K to 160K and changed the maximum value from 10 $\mu A$ to 25 $\mu A$ Changed I <sub>ILPDOE</sub> to No Internal pull up and changed the maximum value from 10 $\mu A$ to 1 $\mu A$ Changed I <sub>IHPDOE</sub> to no Internal pull up
*B	1508943	RGL/AESA	See ECN	Changed the $I_{ILSR}$ maximum value to 10 uA Changed the $I_{ILPDOE}$ and $I_{IHPDOE}$ values to a minimum of 1 $\mu$ A to a maximum of 10 $\mu$ A Removed Preliminary from Title page Changed the $I_{IHPD}$ from 1 uA to 10 uA Changed the $I_{ILSR}$ from 1 uA to 10 uA Added new $I_{DDS}$ value = 3uA Added new C-C Jitter typical values, Deleted Long term Jitter values Deleted generic part numbers from Ordering Information Added new device and specification for high ref input voltage part, CY2548 Changed I2C Tsu specification from 100ns to 250 ns Changed ESD spec from MIL-STD to JEDEC Combined VDD operating condition spec for CY2545 to a single VDD spec In DC spec.: FS1 pin has no pull down resistor Added device selection table 1 Removed C0 from crystal spec
*C	2748211	TSAI	08/10/09	Posting to external web.
*D	2764011	CXQ	09/15/09	Fixed typo in Ordering Information table – changed CY2548Cxxx and CY2548CxxxT to CY2548Ixxx and CY2548IxxxT for industrial temp parts.



# Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

### **Products**

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2007-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-12563 Rev. \*D

Revised September 15, 2009

Page 13 of 13