


J-K FLIP-FLOP

MTTL MC7400P series
MTTL MC5400L/7400L series

MC5472L*
MC7472P, L*



t_n	t_{n+1}	Q_n	Q_{n+1}
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1


$J = J_1 \cdot J_2 \cdot J_3$
 $K = K_1 \cdot K_2 \cdot K_3$

Input Loading Factor:
 $J, K = 1$
CLOCK, SET, RESET = 2
Output Loading Factor = 10

Total Power Dissipation = 40 mW typ/pkg
Propagation Delay Time = 30 ns typ
Operating Frequency = 15 MHz typ

This negative-edge-clocked J-K flip-flop operates on the master-slave principle. Three K inputs are ANDed together, and three J inputs are ANDed together. SET and RESET inputs are also available. The device helps minimize package count in J-K flip-flop applications requiring AND gating into the J or K inputs.


LOGIC DIAGRAM



* L suffix = TO-116 ceramic package (Case 632)

P suffix = TO-116 plastic package (Case 605)

See General Information section for package outline dimensions.



396

*Momentarily ground pin prior to taking measurement.

OPERATING CHARACTERISTICS


Data must be applied to the J-K inputs while the clock is low. When the clock input goes to the positive logic "1" state, the data at the J and K inputs is transferred to the master section, where it is stored until the clock changes to the positive logic "0" state. Data at the J and K inputs must not be changed while the clock is high. When the clock returns to the positive logic "0" state, information in the master section is transferred to the slave section.

Application of a logic "0" to the RESET input will force the $\bar{Q}$ output to the logic "1" state. The RESET input overrides the clock.

Since no charge storage is involved in this flip-flop, rise and fall times are not important to its operation. Clock fall times as long as $1.0 \mu s$ will not adversely affect the operation of the flip-flop. The clock pulse need only be wide enough to allow the data to settle in the master section. This time, which is the setup time for a logic "1", is 20 ns minimum.

Transistors Q_A have been added to the standard flip-flop circuit to protect the device against negative clock transients. This addition prevents both outputs from changing to the logic "1" state when transients in excess of $-2.0 V$ appear at the clock.

SWITCHING TIME TEST CIRCUIT



Two pulse generators are required and must be slaved together for testing $\overline{SET}$ and RESET. Only one pulse generator is required for J, K, and CLOCK tests.

* Resistor used only when that input is under test.

** The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

$C_T = 15 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

4-20

MC5472L, MC7472P, L (continued)

OPERATING CHARACTERISTICS (continued)

TEST PROCEDURES


(Letters shown in test columns refer to waveforms.)

TEST	SYMBOL	INPUT				Q	$\bar{Q}$	LIMITS		
		C	J, K	R	S			Min	Max	Unit
Toggle Frequency	f_{Tog}	A	A	2.4 V	2.4 V	1	1	10	—	MHz
Turn-On Delay	t_{pd-}	B	B	2.4 V	2.4 V	C	C	—	50	ns
Turn-Off Delay	t_{pd+}	B	B	2.4 V	2.4 V	D	D	—	50	ns
Turn-On Delay	t_{sd-}	2.4 V	2.4 V	E	F	G	H	10	50	ns
Turn-Off Delay	t_{sd+}	2.4 V	2.4 V	E	F	G	H	10	50	ns
Enable Voltage	V _{EN}	B	2.0 V	2.4 V	2.4 V	1	1	1	—	—
Inhibit Voltage	V _{INH}	B	0.8 V	2.4 V	2.4 V	1	1	1	—	—

¹Output shall toggle with each input pulse.

²Output shall NOT toggle.

VOLTAGE WAVEFORMS AND DEFINITIONS



7 398

398