

TPS79201, TPS79225 TPS79228, TPS79230

SLVS337B - MARCH 2001 - REVISED MAY 2002

ULTRALOW-NOISE, HIGH PSRR, FAST RF 100-mA LOW-DROPOUT LINEAR REGULATORS

FEATURES


- 100-mA Low-Dropout Regulator With EN
- Available in 2.5-V, 2.8-V, 3-V, and Adj.
- High PSRR (75 dB at 10 kHz)
- Ultralow Noise (27 μV)
- Fast Start-Up Time (50 μs)
- Stable With Any 1-μF Ceramic Capacitor
- Excellent Load/Line Transient
- Very Low Dropout Voltage (55 mV at Full Load, TPS79230)
- 5-Pin SOT23 (DBV) Package
- TPS791xx Provides EN Options


APPLICATIONS


- Cellular and Cordless Telephones
- VCOs
- RF
- Bluetooth™, Wireless LAN
- Handheld Organizers, PDA

DESCRIPTION

The TPS792xx family of low-dropout (LDO) low-power linear voltage regulators features high power supply rejection ratio (PSRR), ultralow noise, fast start-up, and excellent line and load transient responses in a small outline, SOT23, package. Each device in the family is stable, with a small 1-µF ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (e.g., 55 mV at 100 mA, TPS79230). Each device achieves fast start-up times (approximately 50 μs with a 0.001 μF bypass capacitor) while consuming very low guiescent current (170 µA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 μ A. The TPS79228 exhibits approximately 27 µV_{RMS} of output voltage noise with a 0.1 µF bypass capacitor. Applications with analog components that are noise sensitive, such as portable RF electronics, benefit from the high PSRR and low noise features as well as the fast response time.








A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bluetooth is a trademark owned by the Bluetooth SIG, Inc.







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

TJ	VOLTAGE	PACKAGE	PART N	SYMBOL	
	1.2 to 5.5 V		TPS79201DBVT(1)	TPS79201DBVR(2)	PEVI
4000 1- 40500	2.5 V	SOT23	TPS79225DBVT(1)	TPS79225DBVR(2)	PEXI
–40°C to 125°C	2.8 V	(DBV)	TPS79228DBVT(1)	TPS79228DBVR(2)	PEWI
	3 V		TPS79230DBVT ⁽¹⁾	TPS79230DBVR ⁽²⁾	PEYI

⁽¹⁾ The DBVT indicates tape and reel of 250 parts.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

	TPS79201,TPS79225 TPS79228,TPS79230
Input voltage range (2)	-0.3 V to 6 V
Voltage range at EN	-0.3 V to V _I + 0.3 V
Voltage on OUT	-0.3 V to 6 V
Peak output current	Internallylimited
ESD rating, HBM	2 kV
ESD rating, CDM	500 V
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, TJ	−40°C to 150°C
Operating ambient temperature range, T _A	−40°C to 85°C
Storage temperature range, T _{Stg}	−65°C to 150°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PACKAGE DISSIPATION RATING

BOARD	PACKAGE	$R_{ heta}$ JC	ROIA		$T_{\mbox{$A$}} \leq 25^{\circ}\mbox{$C$}$ POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Low K(1)	DBV	63.75°C/W	256°C/W	3.906 mW/°C	391 mW	215 mW	156 mW
High K(2)	DBV	63.75°C/W	178.3°C/W	5.609 mW/°C	561 mW	308 mW	224 mW

⁽¹⁾ The JEDEC low K (1s) board design used to derive this data was a 3-inch x 3-inch, two layer board with 2 ounce copper traces on top of the board.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Input voltage, V _I (1)	2.7	•	5.5	V
Continuous output current, IO (2)	0		100	mA
Operating junction temperature, T _J	-40		125	°C

⁽¹⁾ To calculate the minimum input voltage for your maximum output current, use the following formula: $V_I(min) = V_O(max) + V_{DO}(max load)$

⁽²⁾ The DBVR indicates tape and reel of 3000 parts.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ The JEDEC high K (2s2p) board design used to derive this data was a 3-inch x 3-inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.

⁽²⁾ Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, (T_J = -40 to 125° C), V_I = V_{O(typ)} + 1 V, I_O = 1 mA, EN = V_I, C_O = $10 \, \mu$ F, $C_{(byp)} = 0.01 \mu F$ (unless otherwise noted)

PARAMETER		TEST CON	MIN	TYP	MAX	UNIT		
	TPS79201	T _J = 25°C,	$1.22 \text{ V} \le \text{V}_{\text{O}} \le 5.2$		٧o			
	17579201	0 μA < I _O < 100 mA,	$1.22 \text{ V} \le \text{V}_{0} \le 5.2 \text{ V} (1)$	0.98 V _O		1.02 V _O		
	TDCZOOOF	T _J = 25°C			2.5			
Outputyoltogo	TPS79225	0 μA < I _O < 100 mA,	3.5 V < V _I < 5.5 V	2.45		2.55	V	
Output voltage	TPS79228	T _J = 25°C			2.8		V	
	173/9220	$0 \mu\text{A} < I_{\text{O}} < 100 \text{mA},$	$3.8 \text{ V} < \text{V}_{\text{I}} < 5.5 \text{ V}$	2.744		2.856		
	TPS79230	T _J = 25°C			3			
	17379230	$0 \mu\text{A} < I_{\mbox{O}} < 100 \text{mA},$	4 V < V _I < 5.5 V	2.94		3.06		
Quiescent current (GND current)		$0 \mu\text{A} < I_{\text{O}} < 100 \text{mA},$	T _J = 25°C		170		μΑ	
Quiescent current (GND current)		$0 \mu\text{A} < I_{O} < 100 \text{mA}$				250	μΛ	
Loadregulation		$0 \mu\text{A} < I_{\mbox{O}} < 100 \text{mA},$	$T_J = 25^{\circ}C$		5		mV	
Output voltage line regulation (Δ\	/o//o)(2)	$V_{O} + 1 V < V_{I} \le 5.5 V$,	T _J = 25°C		0.05		%/V	
Culput voltage line regulation (Av	0/10/	$V_{O} + 1 V < V_{I} \le 5.5 V$,				0.12	707 V	
			$C_{(byp)} = 0.001 \mu F$		50			
Output noise voltage (TPS79228)	١	BW = 100 Hz to 100 kHz,	$C_{(byp)} = 0.0047 \mu F$		33		μVRMS	
Output hoise voitage (11 37 9220)	1	$I_{O} = 100 \text{ mA}, T_{J} = 25^{\circ}\text{C}$	$C_{(byp)} = 0.01 \mu F$		31			
			$C_{(byp)} = 0.1 \mu F$		27			
		$R_L = 28 \Omega$, $C_O = 1 \mu F$,	$C_{(byp)} = 0.001 \mu\text{F}$		50			
Time, start-up (TPS79228)		$K_L = 25 \Omega_c$, $C_0 = 1 \mu F$, $T_{\perp} = 25 ^{\circ}C$	$C_{(byp)} = 0.0047 \mu\text{F}$		70		μs	
			$C_{(byp)} = 0.01 \mu F$		90			
Output current limit		$V_{O} = 0 \ V(1)$	285		600	mA		
UVLO threshold		V _{CC} rising		2.25		2.65	V	
UVLO hysteresis		T _J = 25°C	V _{CC} rising		100		mV	
Standby current		EN = 0 V,	$2.7 \text{ V} < \text{V}_{\text{I}} < 5.5 \text{ V}$		0.7	1	μΑ	
High level enable input voltage		2.7 V < V _I < 5.5 V		2			V	
Low level enable input voltage		2.7 V < V _I < 5.5 V				0.7	V	
Input current (EN)		EN = 0 V		-1		1	μΑ	
		f = 100 Hz, T _J = 25°C,	$I_O = 10 \text{ mA}$		70			
Davier augustic riente raio ation	TDCZ0220	f = 100 Hz, T _J = 25°C,	I _O = 100 mA		72		٩D	
Power supply ripple rejection	TPS79228	$f = 10 \text{ kHz}, T_J = 25^{\circ}\text{C}, \qquad I_O = 100 \text{ mA}$ $f = 100 \text{ kHz}, T_J = 25^{\circ}\text{C}, \qquad I_O = 100 \text{ mA}$			75		dB	
				47				
	TPS79228	I _O = 100 mA,	T _J = 25°C		60			
D	173/9228	I _O = 100 mA				110	>/	
Dropout voltag(3)	TD070000	I _O = 100 mA,	T _J = 25°C		55		mV	
	TPS79230	I _O = 100 mA				100		

 $[\]overline{(1)}$ The minimum IN operating voltage is 2.7 V or $V_{O(typ)}$ + 1 V, whichever is greater. The maximum IN voltage is 5.5 V. The maximum output current is 100 mA. (2) If $V_0 \le 2.5$ V then $V_{lmin} = 2.7$ V, $V_{lmax} = 5.5$ V:


Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{lmax} - 2.7 V)}{100} \times 1000$$

If $V_O \ge 2.5 \text{ V}$ then $V_{lmin} = V_O + 1 \text{ V}$, $V_{lmax} = 5.5 \text{ V}$:


⁽³⁾ IN voltage equals VO(typ) - 100 mV; The TPS79225 dropout voltage is limited by the input voltage range limitations.



FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION



FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION




Terminal Functions

TE				TERMINAL			TERMINAL			DECORPTION
NAME	ADJ	FIXED	1/0	DESCRIPTION						
BYPASS	4	4		An external bypass capacitor, connected to this terminal, in conjunction with an internal resistor, creates a low-pass filter to further reduce regulator noise.						
EN	3	3	I	The EN terminal is an input which enables or shuts down the device. When EN goes to a logic high, the device will be enabled. When the device goes to a logic low, the device will be in shutdown mode.						
FB	5	N/A	I	This terminal is the feedback input voltage for the adjustable device.						
GND	2	2		Regulatorground						
IN	1	1	I	The IN terminal is the input to the device.						
OUT	6	5	0	The OUT terminal is the regulated output of the device.						



TYPICAL CHARACTERISTICS



V_{DO} – Dropout Voltage – mV


80

60

40

0





 $T_J = 25^{\circ}C$

T_J = -40°C

0.1

0.06

IO - Output Current - A

TPS79228

Figure 10





Figure 11

TPS79228

TYPICAL CHARACTERISTICS



RIPPLE REJECTION

VS

FREQUENCY

90

80

70

10 = 10 mA


30


V_I = 3.8 V

20

C_O = 10 µF

 $C_{(byp)} = 0.01 \, \mu F$







TPS79228
OUTPUT VOLTAGE, ENABLE VOLTAGE

f – Frequency – Hz

Figure 13

10 k 100 k









Figure 17

Figure 18




TYPICAL CHARACTERISTICS


TPS79228 TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)



TPS79228 TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)



TPS79228 TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)





APPLICATION INFORMATION

The TPS792xx family of low-dropout (LDO) regulators have been optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (170 μ A typically), and enable-input to reduce supply currents to less than 1 μ A when the regulator is turned off.

A typical application circuit is shown in Figure 22.




Figure 22. Typical Application Circuit

EXTERNAL CAPACITOR REQUIREMENTS

A 0.1- μF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS792xx, required for stability and to improve transient response, noise rejection, and ripple rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS792xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 1 μ F. Any 1 μ F or larger ceramic capacitor is suitable. The device is also stable with a 0.47 μ F ceramic capacitor with at least 75 m Ω of ESR.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS792xx has a BYPASS pin which is connected to the voltage reference through a 250-k Ω internal resistor. The 250-k Ω internal resistor, in conjunction with an external bypass capacitor connected to the BYPASS pin, creates a low pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the BYPASS pin must be at a minimum because any leakage current creates an IR drop across the internal resistor thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current.

For example, the TPS79228 exhibits only 31 μV_{RMS} of output voltage noise using a 0.1- μF ceramic bypass capacitor and a 1- μF ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 250- $k\Omega$ resistor and external capacitor.

BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT}, with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.



POWER DISSIPATION AND JUNCTION TEMPERATURE

Specified regulator operation is assured to a junction temperature of 125° C; the maximum junction temperature should be restricted to 125° C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_{D} , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}^{max} - T_{A}}{R_{A J A}}$$
 (1)

Where:

T_.Imax is the maximum allowable junction temperature.

 $R_{\theta,IA}$ is the thermal resistance junction-to-ambient for the package, see the dissipation rating table.

T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$
 (2)

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.

PROGRAMMING THE TPS79201 ADJUSTABLE LDO REGULATOR

The output voltage of the TPS79201 adjustable regulator is programmed using an external resistor divider as shown in Figure 23. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{3}$$

Where:

 $V_{ref} = 1.2246 \text{ V}$ typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 50- μ A divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistor values should be avoided as leakage current into/out of FB across R1/R2 creates an offset voltage that artificially increases/decreases the feedback voltage and thus erroneously decreases/increases V_O . The recommended design procedure is to choose R2 = 30.1 μ C to set the divider current at V_O C = 15 μ C for stability, and then calculate R1 using:


$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{4}$$

In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB. For voltages <1.8 V, the value of this capacitor should be 100 pF. For voltages >1.8 V, the approximate value of this capacitor can be calculated as:

C1 =
$$\frac{(3 \times 10^{-7}) \times (R1 + R2)}{(R1 \times R2)}$$
 (5)

The suggested value of this capacitor for several resistor ratios is shown in the table below. If this capacitor is not used (such as in a unity-gain configuration) or if an output voltage < 1.8 V is chosen, then the minimum recommended output capacitor is $2.2 \,\mu\text{F}$ instead of $1 \,\mu\text{F}$.





OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	C1
2.5 V	$33.4\mathrm{k}\Omega$	$30.1~\text{k}\Omega$	22 pF
3.3 V	53.6 kΩ	30.1 kΩ	15 pF
3.6 V	59 kΩ	30.1 kΩ	15 pF

Figure 23. TPS79201 Adjustable LDO Regulator Programming

REGULATOR PROTECTION

The TPS792xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS792xx features internal current limiting and thermal protection. During normal operation, the TPS792xx limits output current to approximately 400 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package or the absolute maximum voltage ratings of the device. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140°C, regulator operation resumes.





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPS79201DBVR	ACTIVE	SOT-23	DBV	6	3000	(2) Green (RoHS & no Sb/Br)	CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 125	PEVI	Samples
TPS79201DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEVI	Samples
TPS79201DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEVI	Samples
TPS79201DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEVI	Samples
TPS79225DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEXI	Samples
TPS79225DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEXI	Samples
TPS79225DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEXI	Samples
TPS79228DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEWI	Samples
TPS79228DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEWI	Samples
TPS79228DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEWI	Samples
TPS79228DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEWI	Samples
TPS79230DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEYI	Samples
TPS79230DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEYI	Samples
TPS79230DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEYI	Samples
TPS79230DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEYI	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



PACKAGE OPTION ADDENDUM

10-Jun-2014

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2011


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79201DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79201DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79225DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79225DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79228DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79228DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79230DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79230DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

www.ti.com 18-Jun-2011




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79201DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS79201DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS79225DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS79225DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS79228DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS79228DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS79230DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS79230DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)


PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P





SMALL OUTLINE TRANSISTOR



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.