

(6N137)

DEGITAL LOGIC ISOLATION.


TELE-COMMUNICATION.

ANALOG DATA EQUIPMENT CONTROL


The TOSHIBA 6N137 consist of a high emitting diode and a one chip photo IC. This unit is 8-lead DIP package.

- LSTTL/TTL Compatible : 5V Supply
- Ultra High Speed : 10 MBd
- Guaranteed Performance Over Temperature : 0 °C to 70 °C
- High Isolation Voltage : 2500Vrms Min.
- UL Recognized : UL1577, File No. E67349

PIN CONFIGURATIONS (TOP VIEW)




Unit in mm



Weight : 0.54g

RECOMMENDED OPERATING CONDITIONS

CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNIT
Input Current, Low Level Each Channel	I_{FL}	0	250	μA
Input Current, High Level Each Channel	I_{FH}	7	20	mA
High Level Enable Voltage	V_{EH}	2.0	V_{CC}	V
Low Level Enable Voltage (Output High)	V_{EL}	0	0.8	V
Supply Voltage, Output	V_{CC}	4.5	5.5	V
Fan Out (TTL LOAD)	N	—	8	—
Operating Temperature	T_a	0	70	°C



TRUTH TABLE

INPUT	ENABLE	OUTPUT
H	H	L
L	H	H
H	L	H
L	L	H

(6N137)

MAXIMUM RATINGS

CHARACTERISTIC		SYMBOL	RATING	UNIT
LED	Forward Current	I _F	20	mA
	Pulse Forward Current (Note 1)	I _{FP}	40	mA
	Reverse Voltage	V _R	5	V
DETECTOR	Output Current	I _O	50	mA
	Output Voltage	V _O	7	V
	Supply Voltage (1 minute Maximum)	V _{CC}	7	V
	Enable Input Voltage (Not to exceed V _{CC} by more than 500mV)	V _{EH}	5.5	V
	Output Collector Power Dissipation	P _O	85	mW
Operating Temperature Range		T _{opr}	0~70	°C
Storage Temperature Range		T _{stg}	-55~125	°C
Lead Solder Temperature (10s) (Note 2)		T _{sol}	260	°C

Note 1 : 50% duty cycle, 1ms Pulse width.

Note 2 : Soldering portion of lead : up to 2mm from the body of the device.

PRECAUTION

Please be careful of the followings.

A ceramic capacitor (0.1 μ F) should be connected from pin 8 to pin 5 to stabilize the operation of the high gain linear amplifier. Failure to provide the bypassing may impair the switching property. The total lead length between capacitor and coupler should not exceed 1cm.

(6N137)

ELECTRICAL CHARACTERISTICS

OVER RECOMMENDED TEMPERATURE ($T_a = 0 \sim 70^\circ\text{C}$ Unless otherwise noted)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	***TYP.	MAX.	UNIT
High Level Output Current	I_{OH}	$V_{CC} = 5.5\text{V}$, $V_O = 5.5\text{V}$ $I_F = 250\mu\text{A}$, $V_E = 2.0\text{V}$	—	1	250	μA
Low Level Output Voltage	V_{OL}	$V_{CC} = 5.5\text{V}$, $I_F = 5\text{mA}$ $V_{EH} = 2.0\text{V}$ $I_{OL}(\text{Sinking}) = 13\text{mA}$	—	0.4	0.6	V
High Level Enable Current	I_{EH}	$V_{CC} = 5.5\text{V}$, $V_E = 2.0\text{V}$	—	-1.0	—	mA
Low Level Enable Current	I_{EL}	$V_{CC} = 5.5\text{V}$, $V_E = 0.5\text{V}$	—	-1.6	-2.0	mA
High Level Supply Current	I_{CCH}	$V_{CC} = 5.5\text{V}$, $I_F = 0$, $V_E = 0.5\text{V}$	—	7	15	mA
Low Level Supply Current	I_{CCL}	$V_{CC} = 5.5\text{V}$, $I_F = 10\text{mA}$ $V_E = 0.5\text{V}$	—	12	18	mA
Resistance (Input-Output) (Note)	R_{I-O}	$V_{I-O} = 500\text{V}$, $T_a = 25^\circ\text{C}$ $R.H. \leq 60\%$	—	10^{12}	—	Ω
Capacitance (Input-Output) (Note)	C_{I-O}	$f = 1\text{MHz}$, $T_a = 25^\circ\text{C}$	—	0.6	—	pF
Input Forward Voltage	V_F	$I_F = 10\text{mA}$, $T_a = 25^\circ\text{C}$	—	1.65	1.75	V
Input Reverse Breakdown Voltage	BV_R	$I_R = 10\mu\text{A}$, $T_a = 25^\circ\text{C}$	5	—	—	V
Input Capacitance	C_{IN}	$V_F = 0$, $f = 1\text{MHz}$	—	45	—	pF
Current Transfer Ratio	CTR	$I_F = 5.0\text{mA}$, $R_L = 100\Omega$	—	1000	—	%

※※ All typical values are at $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$

Note : Pins 1, 2, 3 and 4 shorted together and Pins 5, 6, 7 and 8 shorted together.


(6N137)

SWITCHING CHARACTERISTICS (Ta = 25°C, V_{CC} = 5V)

CHARACTERISTIC	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay Time to High Output Level	t _{pLH}	1	R _L = 350Ω, C _L = 15pF I _F = 7.5mA	—	60	75	ns
Propagation Delay Time to Low Output Level	t _{pHL}	1	R _L = 350Ω, C _L = 15pF I _F = 7.5mA	—	60	75	ns
Output Rise-Fall Time (10-90%)	t _r , t _f	—	R _L = 350Ω, C _L = 15pF I _F = 7.5mA	—	30	—	ns
Propagation Delay Time of Enable from V _{EH} to V _{EL}	t _{ELH}	2	R _L = 350Ω, C _L = 15pF I _F = 7.5mA V _{EH} = 3.0V V _{EL} = 0.5V	—	25	—	ns
Propagation Delay Time of Enable from V _{EL} to V _{EH}	t _{EHL}	2	R _L = 350Ω, C _L = 15pF I _F = 7.5mA V _{EH} = 3.0V V _{EL} = 0.5V	—	25	—	ns
Common Mode Transient Immunity at Logic High Output Level	CM _H	3	V _{CM} = 10V R _L = 350Ω V _O (min.) = 2V I _F = 0mA	—	200	—	V / μs
Common Mode Transient Immunity at Logic Low Output Level	CM _L	3	V _{CM} = 10V R _L = 350Ω V _O (max.) = 0.8V I _F = 5mA	—	−500	—	V / μs


(6N137)

TEST CIRCUIT 1.



- C_L is approximately 15pF which includes probe and stray wiring capacitance.



TEST CIRCUIT 2.









- C_L is approximately 15pF which includes prove and stray wiring capacitance.

TEST CIRCUIT 3.

Transient Immunity and Typical Waveforms



(6N137)







6N137 - 6

1996 - 4 - 8

TOSHIBA CORPORATION

(6N137)



6N137 - 7*

1996 - 4 - 8

TOSHIBA CORPORATION