524288-Word × 8-Bit/262144-Word × 16-Bit CMOS One Time Programmable ROM

HITACHI

ADE-203-310B (Z) Rev. 2.0 Jun. 22, 1995

Description

The Hitachi HN27C4000FP is a 4-Mbit one time programmable ROM that is organized either as 524288-word \times 8-bit or as 262144-word \times 16-bit, featuring extra-high speed burst mode that gives two times faster 4-word or 8-byte serial access than normal. And also high speed and fast programming are served as well as the existing Hitachi 4M device HN27C4096 and HN27C4001. Fabricated on advanced fine process and high speed circuitry technique, HN27C4000 makes high speed access time and low power dissipation in either active or stand-by mode. Therefore, it is suitable for all systems featuring high speed microprocessor such as the 80386, 80486, 68030, 68040 and so on.

Features

- Organization: 524288-word × 8-bit/262144-word × 16-bit (BYTE/V_{PP} enables selection byte-wide or word-wide)
- High speed:

Access time 120 ns/150 ns (max)

Burst access time 60 ns/60 ns (max)

• Low power dissipation:

Standby mode; 5 µW (typ)

Active mode; 150 mW/MHz (typ)

Fast high reliability page programming, fast high-reliability programming and option programming:

Program voltage; +12.5 V DC

Program time; 3.5 sec (min) (Theoretical in Page programming)

- Inputs and outputs TTL compatible during both read and program modes
- Pin arrangement: 40-pin EIAJ standard pin compatible with HN62414FA/ HN62434FA
- Device identifier mode: Manufacturer code and device code

Ordering Information

Type No.	Access Time	Package
HN27C4000FP-12 HN27C4000FP-15	120 ns 150 ns	525-mil 40-pin plastic SOP (FP-40D)


Pin Arrangement

HN27C4000FP Series										
HN27C4000FF A17	A8 39 A9 38 A10 37 A11 36 A12 35 A13 34 A14 33 A15 32 A16 31 BYTE/V _{PP} 30 V _{SS} 29 I/O15/A-1 28 I/O7									
	27 I/O14 26 I/O6 25 I/O13 24 I/O5 23 I/O12 22 I/O4 21 Vcc									
(Top view										

Pin Description

Pin Name	Function
A0 – A17	Address
I/O0 – I/O14	Input/output
I/O15/A-1	Input/output/address
CE	Chip enable
ŌĒ	Output enable
V _{cc}	Power supply
BYTE/V _{PP}	Byte/word selection/ Programming power supply
V _{SS}	Ground

Block Diagram



Mode Selection

Mode	Pin FP-40D	CE (10)	OE (12)	A9 (39)	BYTE/V _{PP} (31)	V _{cc} (21)	I/O0 – I/O7, (13 – 20,	I/O8 – I/O14, 22 – 28,	I/O15/ A-1 29)
Read (X16 bit)		V_{IL}	V_{IL}	Х	V _{IH}	V_{cc}	Dout	Dout	Dout
Read (X8 bit)		V_{IL}	V _{IL}	Х	V _{IL}	V _{cc}	Dout	High-Z	V _{IH} /V _{IL}
Output disable (X16 bit)		V_{IL}	V_{IH}	X	V_{IH}	V _{cc}	High-Z	High-Z	High-Z
Output disable (X8 bit)		V _{IL}	V _{IH}	X	V _{IL}	V _{cc}	High-Z	High-Z	V _{IH} /V _{IL}
Standby	V _{IH}	Х	Х	V _{ss} - V _{cc}	, V _{CC}	High-Z	High-Z	High-Z	
Page program	Page program set	V_{IH}	V_{H}^{*2}	Х	V _{PP}	V _{cc}	High-Z	High-Z	High-Z
	Page data latch	V_{IL}	V_{H}^{*2}	Х	V _{PP}	V _{cc}	Din	Din	Din
	Page program	V_{IL}	V_{IH}	Х	V _{PP}	V _{cc}	High-Z	High-Z	High-Z
	Page program verify	V_{IH}	V _{IL}	Х	V _{PP}	V _{cc}	Dout	Dout	Dout
	Page program reset	V_{IH}	V_{IH}	Х	V _{cc}	V _{cc}	High-Z	High-Z	High-Z
Word program	Program	V_{IL}	V_{IH}	Х	V _{PP}	V _{cc}	Din	Din	Din
	Program verify	V_{IH}	V _{IL}	Х	V _{PP}	V _{cc}	Dout	Dout	Dout
	Optional verify	V_{IL}	V_{IL}	Х	V _{PP}	V _{cc}	Dout	Dout	Dout
	Program inhibit	V_{IH}	V_{IH}	Х	V _{PP}	V_{cc}	High-Z	High-Z	High-Z
Identifier		V_{IL}	V _{IL}	V _H *2	$V_{SS} - V_{CC}$	V _{cc}	Code	Code	Code

Notes: 1. X: Don't care.

2. V_H : 12.0 V \pm 0.5 V

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Notes
All input and output voltages	Vin, Vout	-0.6^{*2} to +7.0	V	1, 2
Voltage on pin A9 and OE	V _{ID}	-0.6 ^{*2} to +13.0	V	2
V _{PP} voltage	V_{PP}	-0.6 to +13.5	V	1
V _{cc} voltage	V _{cc}	-0.6 to +7.0	V	1
Operating temperature range	Topr	0 to +70	°C	
Storage temperature range	Tstg	-65 to +125	°C	3
Storage temperature under bias	Tbias	-20 to +80	°C	

Notes: 1. Relative to V_{ss}.

2. Vin, Vout, V_{ID} min = -2.0 V for pulse width \leq 20 ns

3. Storage temperature range of device before programming.

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	Note
Input capacitance	Cin	_	_	12	pF	Vin = 0 V	Except BYTE/V _{PP}
Output capacitance	Cout	_	_	20	pF	Vout = 0 V	

Read Operation

DC Characteristics (V_{CC} = 5 V \pm 10%, V_{PP} = V_{SS} to V_{CC} , Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I _{LI}	_	_	2	μΑ	Vin = 5.5 V
Output leakage current	I _{LO}	_	_	2	μΑ	Vout = 5.5 V/0.45 V
V _{PP} current	I _{PP1}	_	1	20	μΑ	V _{PP} = 5.5 V
Standby V _{cc} current	I _{SB1}	_	_	1	mA	CE = V _{IH}
	I _{SB2}	_	1	20	μΑ	$\overline{\text{CE}} = V_{\text{CC}} \pm 0.3 \text{ V}$
Operating V _{cc} current	I _{CC1}	_	_	35	mA	lout = 0 mA, f = 1 MHz
	I _{CC2}	_	_	120	mA	lout = 0 mA, f = 10 MHz
Input voltage	V _{IL}	-0.3 ^{*1}	_	0.8	V	
	V _{IH}	2.2	_	V _{CC} + 1*2	V	
Output voltage	V _{OL}	_	_	0.45	V	I _{OL} = 2.1 mA
	V _{OH}	2.4	_	_	V	$I_{OH} = -400 \mu A$

Notes: 1. V_{IL} min = -1.0 V for pulse width \leq 50 ns

 V_{IL} min = -2.0 V for pulse width \leq 20 ns

2. V_{IH} max = V_{CC} +1.5 V for pulse width \leq 20 ns If V_{IH} is over the specified maximum value, read operation cannot be guaranteed.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{PP} = V_{SS}$ to V_{CC} , Ta = 0 to $+70^{\circ}$ C)

Test Conditions

Input pulse levels: 0.45 to 2.4 V
 Input rise and fall time: ≤ 10 ns
 Output load: 1 TTL gate +100 pF


• Reference levels for measuring timing: 0.8 V, 2.0 V

HN27C4000FP

		-12		-15			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Address to output delay	t _{ACC}	_	120	_	150	ns	$\overline{CE} = \overline{OE} = V_{IL}$
CE to output delay	t _{CE}	_	120	_	150	ns	OE = V _{IL}
OE to output delay	t _{OE}	_	60	_	70	ns	CE = V _{IL}
Burst address to output delay	t _{BAC}	_	60	_	60	ns	CE = V _{IL}
OE high to output float *1	t _{DF}	0	40	0	50	ns	CE = V _{IL}
Address to output hold	t _{oH}	5	_	5	_	ns	$\overline{CE} = \overline{OE} = V_{IL}$


Note: 1. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

Read Timing Waveform




Read Timing Waveform (Burst access mode)

In Burst Access mode, fast read-out of 4 word data is selected by address A0, A1. (Valid only for Read \times 16 mode)



In Burst Access mode, fast read-out of 8 byte data is selected by address A-1, A0, A1. (Valid only for Read \times 8 mode)



Fast High-Reliability Page Programming

This device can be applied the high performance page programming algorithm shown in the following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.


Page Program Set

Apply 12 V to \overline{OE} pin after applying 12.5 V to V_{PP} to set a page program mode.

The device operates in a page program mode until reset.

Page Program Reset

Set V_{PP} to V_{CC} level or less to reset a page program mode.



DC Characteristics ($V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I _{LI}	_	_	2	μΑ	Vin = 6.5 V/0.45 V
Output voltage during verify	V _{OL}	_	_	0.45	V	I _{OL} = 2.1 mA
	V_{OH}	2.4	_	_	V	$I_{OH} = -400 \ \mu A$
Operating V _{cc} current	I _{cc}	_	_	50	mA	
Input voltage	V_{IL}	-0.1 ^{*5}	_	8.0	V	
	V _{IH}	2.2	_	$V_{cc} + 0.5$	⁶ V	
	V_{H}	11.5	12.0	12.5	V	
V _{PP} supply current	I _{PP}	_	_	70	mA	CE = V _{IL}

Notes: 1. V_{cc} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

- 2. V_{PP} must not exceed 13 V including overshoot.
- 3. An influence may be had upon device reliability if the device is installed or removed while $V_{pp} = 12.5 \text{ V}$
- 4. Do not alter V_{PP} either V_{IL} to 12.5 V or 12.5 V to V_{IL} when \overline{CE} = low.
- 5. V_{IL} min = -0.6 V for pulse width \leq 20 ns.
- 6. If $V_{\text{\tiny IH}}$ is over the specified maximum value, programming operation cannot be guaranteed.

AC Characteristics (V_{CC} = 6.25 V \pm 0.25 V, V_{PP} = 12.5 V \pm 0.3 V, Ta = 25°C \pm 5°C)

Test Conditions

• Input pulse levels: 0.45 to 2.4 V

• Input rise and fall time: ≤ 20 ns

• Reference levels for measuring timing: Inputs; 0.8 V, 2.0 V,


Outputs; 0.8 V, 2.0 V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Address setup time	t _{AS}	2	_	_	μs	
OE setup time	t _{oes}	2	_	_	μs	
Data setup time	t _{DS}	2	_	_	μs	
Address hold time	t _{AH}	0	_	_	μs	
Data hold time	t _{DH}	2	_	_	μs	
OE high to output float delay	t _{DF} *1	0	_	130	ns	
V _{PP} setup time	t _{VPS}	2	_	_	μs	
V _{CC} setup time	t _{vcs}	2	_	_	μs	
CE initial programming pulse width	t _{PW}	47.5	50.0	52.5	μs	
CE setup time	t _{CES}	2	_	_	μs	
Data valid from OE	t _{oe}	0	_	150	ns	
CE pulse width during data latch	t _{LW}	1	_	_	μs	
OE = V _H setup time	t _{OHS}	2	_	_	μs	
OE = V _H hold time	t _{OHH}	2	_	_	μs	
V _{PP} hold time*2	t _{VRS}	1	_	_	μs	

Notes: 1. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.


2. Page program mode will be reset when V_{PP} is set to V_{CC} or less.

Fast High-Reliability Page Programming Timing Waveform



Fast High-Reliability Programming

This device can be applied the fast high-reliability programming algorithm shown in the following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



DC Characteristics ($V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I _{LI}	_	_	2	μΑ	Vin = 6.5 V/0.45 V
V _{PP} supply current	I _{PP}	_	_	40	mA	CE = V _{IL}
Operating V _{cc} current	I _{cc}	_	_	50	mA	
Input voltage	V_{IL}	-0.1 ^{*5}	_	8.0	V	
	V _{IH}	2.2	_	V _{CC} + 0.8	5*6 V	
Output voltage	V _{OL}	_	_	0.45	V	I _{OL} = 2.1 mA
	V_{OH}	2.4	_	_	V	$I_{OH} = -400 \mu A$

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

- 2. V_{PP} must not exceed 13 V including overshoot.
- 3. An influence may be had upon device reliability if the device is installed or removed while $V_{PP} = 12.5 \text{ V}$.
- 4. Do not alter V_{PP} either V_{IL} to 12.5 V or 12.5 V to V_{IL} when \overline{CE} = low.
- 5. V_{IL} min = -0.6 V for pulse width \leq 20 ns.
- 6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

AC Characteristics $(V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}, V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}, Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

Test Conditions

• Input pulse levels: 0.45 to 2.4 V


• Input rise and fall time: $\leq 20 \text{ ns}$

Reference levels for measuring timings: 0.8 V, 2.0 V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Address setup time	t _{AS}	2	_	_	μs	_
OE setup time	t _{OES}	2	_	_	μs	
Data setup time	t _{DS}	2	_	_	μs	
Address hold time	t _{AH}	0	_	_	μs	
Data hold time	t _{DH}	2	_	_	μs	
OE to output float delay	t _{DF} *1	0	_	130	ns	
V _{PP} setup time	t _{vps}	2	_	_	μs	
V _{cc} setup time	t _{vcs}	2	_	_	μs	
CE initial programming pulse width	t _{PW}	47.5	50.0	52.5	μs	
Data valid from OE	t _{OE}	0	_	150	ns	

Note: 1. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

Fast High-Reliability Programming Timing Waveform




Optional Page Programming

This device can be applied the optional page programming algorithm shown in the following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.

This programming algorithm is the combination of page programming and word verify. It can avoid the increase of programming verify time when a programmer with slow machine cycle is used, and shorten the total programming time.

Regarding the timing specifications for page programming and word verify, please refer to the specifications for fast high-reliability page programming and fast high-reliability programming.



DC Characteristics ($V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, Ta =25°C ± 5°C)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I _{LI}	_	_	2	μΑ	Vin = 6.5 V/0.45 V
Output voltage during verify	V _{OL}	_	_	0.45	V	I _{OL} = 2.1 mA
	V _{OH}	2.4	_	_	V	I _{OH} = -400 μA
Operating V _{cc} current	I _{cc}	_	_	50	mA	
Input voltage	V_{IL}	-0.1 ^{*5}	_	8.0	V	
	V_{IH}	2.2	_	V _{CC} + 0.	5*6 V	
	V_{H}	11.5	12.0	12.5	V	
V _{PP} supply current	I _{PP}	_	_	70	mA	CE = V _{IL}

Notes: 1. V_{cc} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

- 2. V_{PP} must not exceed 13 V including overshoot.
- 3. An influence may be had upon device reliability if the device is installed or removed while $V_{PP} = 12.5 \text{ V}$.
- 4. Do not alter V_{PP} either V_{IL} to 12.5 V or 12.5 V to V_{IL} when \overline{CE} = low.
- 5. V_{IL} min = -0.6 V for pulse width \leq 20 ns.
- 6. If $V_{\mbox{\tiny IH}}$ is over the specified maximum value, programming operation cannot be guaranteed.

AC Characteristics (V_{CC} = 6.25 V \pm 0.25 V, V_{PP} = 12.5 V \pm 0.3 V, Ta = 25°C \pm 5°C)

Test Conditions

• Input pulse levels: $\leq 0.45 \text{ V}$ to 2.4 V

• Input rise and fall time: $\leq 20 \text{ ns}$

Reference levels for measuring timings: Inputs; 0.8 V, 2.0 V


Outputs; 0.8 V, 2.0 V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Address setup time	t _{AS}	2	_	_	μs	
OE setup time	t _{OES}	2	_	_	μs	
Data setup time	t _{DS}	2	_	_	μs	
Address hold time	t _{AH}	0	_	_	μs	
Data hold time	t _{DH}	2	_	_	μs	
OE high to output float delay	t _{DF} *1	0	_	130	ns	
V _{PP} setup time	t _{VPS}	2	_	_	μs	
V _{cc} setup time	t _{vcs}	2	_	_	μs	
CE initial programming pulse width	t _{PW}	47.5	50.0	52.5	μs	
CE setup time	t _{CES}	2	_	_	μs	
Data valid from OE	t _{oe}	0	_	150	ns	
CE pulse width during data latch	t _{LW}	1	_	_	μs	
OE = V _H setup time	t _{OHS}	2	_	_	μs	
OE = V _H hold time	t _{OHH}	2	_	_	μs	
Page programming reset time ^{*2}	t _{VLW}	1	_	_	μs	
V _{PP} hold time ^{*2}	t _{VRS}	1	_	_	μs	

Notes: 1. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

2. Page program mode will be reset when V_{PP} is set to V_{CC} or less.

Option Page Programming Timing Waveform



Mode Description

Device Identifier Mode

The device identifier mode allows the reading out of binary codes that identify manufacturer and type of device, from outputs of EPROM. By this mode, the device will be automatically matched its own corresponding programming algorithm, using programming equipment.

HN27C4000FP Identifier Code

Identifier	FP-40D	-	I/O8 – I/O15 —	I/O7 (28)								Hex Data
Manufacturer code		V_{IL}	Χ	0	0	0	0	0	1	1	1	07
Device code		V_{IH}	X	1	0	1	0	0	0	0	1	A1

Notes: 1. $V_{CC} = 5.0 \text{ V} \pm 10\%$

2. $A9 = 12.0 \text{ V} \pm 0.5 \text{ V}$


3. \overline{CE} , $\overline{OE} = V_{\parallel}$

4. A1 – A8, A10 – A17: Don't care.

5. X: Don't care.

Recommended Screening Conditions

Before mounting, please make the screening (baking without bias) shown below.



Package Dimensions

HN27C4000FP Series (FP-40D)

Unit: mm

