



M68Z128

5V, 1 Mbit (128 Kbit x 8) Low Power SRAM with Output Enable

FEATURES SUMMARY

- ULTRA LOW DATA RETENTION CURRENT
 - 10nA (typical)
 - 2.0μA (max)
- OPERATION VOLTAGE: 5.0V ± 10%
- 128 Kbit x 8 VERY FAST SRAM WITH OUTPUT ENABLE
- EQUAL CYCLE and ACCESS TIMES: 55ns
- LOW V_{CC} DATA RETENTION: 2.0V
- TRI-STATE COMMON I/O
- LOW ACTIVE and STANDBY POWER
- AUTOMATIC POWER-DOWN WHEN DESELECTED
- INTENDED FOR USE WITH ST ZEROPOWER® AND TIMEKEEPER® CONTROLLERS

Figure 1. Package




TABLE OF CONTENTS

DESCRIPTION	3
Logic Diagram (Figure 2.)	3
Signal Names (Table 1.)	3
TSOP Connections (Figure 3.)	3
Block Diagram (Figure 4.)	4
MAXIMUM RATING.	4
Absolute Maximum Ratings (Table 2.)	4
DC AND AC PARAMETERS.	5
DC and AC Measurement Conditions (Table 3.)	5
AC Testing Load Circuit (Figure 5.)	5
Capacitance (Table 4.)	5
DC Characteristics (Table 5.)	6
OPERATION	7
Operating Modes (Table 6.)	7
READ Mode	7
Address Controlled, READ Mode AC Waveforms (Figure 6.)	7
Chip Enable or Output Enable Controlled, READ Mode AC Waveforms (Figure 7.)	8
Standby Mode AC Waveforms (Figure 8.)	8
READ and Standby Mode AC Characteristics (Table 7.)	9
WRITE Mode	10
WRITE Enable Controlled, WRITE Mode AC Waveforms (Figure 9.)	10
Chip Enable Controlled, WRITE Mode AC Waveforms (Figure 10.)	11
WRITE Mode AC Characteristics (Table 8.)	12
Low V _{CC} Data Retention AC Waveforms (Figure 11.)	13
Low V _{CC} Data Retention Characteristics (Table 9.)	13
PART NUMBERING	14
PACKAGE MECHANICAL INFORMATION	15
REVISION HISTORY	16

DESCRIPTION

The M68Z128 is a 1 Mbit (1,048,576 bit) CMOS SRAM, organized as 131,072 words by 8 bits. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single 5V ±10% supply, and all inputs and outputs are TTL compatible.

This device has an automatic power-down feature, reducing the power consumption by over 99% when deselected.

The M68Z128 is available in TSOP32 (8 x 20mm) package.

Figure 2. Logic Diagram





Table 1. Signal Names

A0-A16	Address Inputs
DQ0-DQ7	Data Input/Output
$\overline{E1}$	Chip Enable 1
E2	Chip Enable 2
$\overline{G}$	Output Enable
$\overline{W}$	WRITE Enable
VCC	Supply Voltage
VSS	Ground
NC	Not Connected Internally

Figure 3. TSOP Connections





Stressing the device above the rating listed in the “Absolute Maximum Ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

Table 2. Absolute Maximum Ratings

Note: 1. Reflow at peak temperature of 215°C to 225°C for < 60 seconds (total thermal budget not to exceed 180°C for between 90 and 120 seconds).
2. Up to a maximum operating V_{CC} of 5.5V only.
3. One output at a time, not to exceed 1 second duration.

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-

ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 3. DC and AC Measurement Conditions

Parameter	M68Z128
V _{CC} Supply Voltage	4.5 to 5.5V
Ambient Operating Temperature	0 to 70°C
Load Capacitance (C _L)	100pF
Input Rise and Fall Times	≤ 15ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Note: Output High Z is defined as the point where data is no longer driven (see Table 3, page 5).

Figure 5. AC Testing Load Circuit




Table 4. Capacitance

Symbol	Parameter ^(1,2)	Min	Max	Unit
C _{IN}	Input Capacitance on all pins (except DQ)		9	pF
C _{OUT} ⁽³⁾	Output Capacitance		9	pF

Note: 1. Sampled only, not 100% tested.

2. Outputs deselected.

3. At 25°C.

Table 5. DC Characteristics

Symbol	Parameter	Test Condition ⁽¹⁾	Min	Typ	Max	Unit
I_{LI}	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$			± 1	μA
I_{LO}	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$			± 1	μA
$I_{CC1}^{(2)}$	Supply Current	$V_{CC} = 5.5V; (-55)$		30	70	mA
$I_{CC2}^{(3)}$	Supply Current (Standby) TTL	$V_{CC} = 5.5V, \overline{E1} = V_{IH} \text{ or } E2 = V_{IL}, f = 0$		0.1	2	mA
$I_{CC3}^{(4)}$	Supply Current (Standby) CMOS	$V_{CC} = 5.5V, \overline{E1} \geq V_{CC} - 0.3V \text{ or } E2 \leq 0.3V, f = 0$		0.4	20	μA
V_{IL}	Input Low Voltage		-0.3		0.8	V
V_{IH}	Input High Voltage		2.2		$V_{CC} + 0.3$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1mA$			0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -1mA$	2.4			V

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to $70^\circ C$; $V_{CC} = 4.5$ to $5.5V$ (except where noted).

2. Average AC current, Outputs open, cycling at t_{AVAV} minimum.

3. All other Inputs at $V_{IL} \leq 0.8V$ or $V_{IH} \geq 2.2V$.

4. All other Inputs at $V_{IL} \leq 0.3V$ or $V_{IH} \geq V_{CC} - 0.3V$.

OPERATION

The M68Z128 has a Chip Enable power down feature which invokes an automatic standby mode whenever either Chip Enable is de-asserted ($\overline{E1}$ = High or $E2$ = Low). An Output Enable ($\overline{G}$) signal provides a high speed tri-state control, allowing

fast READ/WRITE cycles to be achieved with the common I/O data bus. Operational modes are determined by device control inputs $\overline{W}$, $\overline{E1}$, and $E2$ as summarized in the Operating Modes table.

Table 6. Operating Modes

Operation	$\overline{E1}$	$E2$	$\overline{W}$	$\overline{G}$	DQ0-DQ7	Power
READ	V_{IL}	V_{IH}	V_{IH}	V_{IH}	Hi-Z	Active
READ	V_{IL}	V_{IH}	V_{IH}	V_{IL}	Data Output	Active
WRITE	V_{IL}	V_{IH}	V_{IL}	X	Data Input	Active
Deselect	V_{IH}	X	X	X	Hi-Z	Standby
Deselect	X	V_{IL}	X	X	Hi-Z	Standby


Note: X = V_{IH} or V_{IL} .

READ Mode

The M68Z128 is in the READ Mode whenever WRITE Enable ($\overline{W}$) is High with Output Enable ($\overline{G}$) Low, and both Chip Enables ($\overline{E1}$ and $E2$) are asserted. This provides access to data from eight of the 1,048,576 locations in the static memory array, specified by the 17 address inputs. Valid data will be available at the eight output pins within t_{AVQV}


after the last stable address, providing $\overline{G}$ is Low, $\overline{E1}$ is Low and $E2$ is High. If Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter (t_{E1LQV} , t_{E2HQV} , or t_{GLQV}) rather than the address. Data out may be indeterminate at t_{E1LQX} , t_{E2HQX} and t_{GLQX} , but data lines will always be valid at t_{AVQV} .

Figure 6. Address Controlled, READ Mode AC Waveforms



Note: $\overline{E1}$ = Low, $E2$ = High, $\overline{G}$ = Low, $\overline{W}$ = High.

Figure 7. Chip Enable or Output Enable Controlled, READ Mode AC Waveforms



Note: WRITE Enable ($\overline{W}$) = High.

Figure 8. Standby Mode AC Waveforms




Table 7. READ and Standby Mode AC Characteristics

Symbol	Parameter ⁽¹⁾	M68Z128		Unit
		−55		
		Min	Max	
t _{AVAV}	READ Cycle Time	55		ns
t _{AVQV} ⁽²⁾	Address Valid to Output Valid		55	ns
t _{E1LQV} ⁽²⁾	Chip Enable 1 Low to Output Valid		55	ns
t _{E2LQV} ⁽²⁾	Chip Enable 2 Low to Output Valid		55	ns
t _{GLQV} ⁽²⁾	Output Enable Low to Output Valid		20	ns
t _{E1LQX} ⁽⁴⁾	Chip Enable 1 Low to Output Transition	5		ns
t _{E2LQX} ⁽⁴⁾	Chip Enable 2 Low to Output Transition	5		ns
t _{GLQX} ⁽⁴⁾	Output Enable Low to Output Transition	0		ns
t _{E1HQZ} ^(3,4)	Chip Enable 1 High to Output Hi-Z		20	ns
t _{E2HQZ} ^(3,4)	Chip Enable 2 High to Output Hi-Z		20	ns
t _{GHQZ} ^(3,4)	Output Enable High to Output Hi-Z		20	ns
t _{AXQX} ⁽²⁾	Address Transition to Output Transition	5		ns
t _{PU}	Chip Enable Low to Power Up	0		ns
t _{PD}	Chip Enable High to Power Down		55	ns

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.5 to 5.5V (except where noted).

2. C_L = 100pF.

3. C_L = 5pF.

4. At any given temperature and voltage condition, t_{E1HQZ} + t_{E2HQZ} is less than t_{E1LQX} and t_{E2LQX}, t_{GHQZ} is less than t_{GLQX} for any given device.


WRITE Mode

The M68Z128 is in the WRITE Mode whenever the $\overline{W}$ and $\overline{E1}$ pins are Low, with $\overline{E2}$ High. Either the Chip Enable inputs ($\overline{E1}$ and $\overline{E2}$) or the WRITE Enable input ($\overline{W}$) must be de-asserted during Address transitions for subsequent write cycles. WRITE begins with the concurrence of both Chip Enables being active with $\overline{W}$ low. Therefore, address setup time is referenced to WRITE Enable and both Chip Enables as t_{AVWL} , t_{AVE1L} and t_{AVE2H} respectively, and is determined by the latter occurring edge.

The WRITE Cycle can be terminated by the earlier rising edge of $\overline{E1}$, $\overline{W}$, or the falling edge of $\overline{E2}$.


If the Output is enabled ($\overline{E1}$ = Low, $\overline{E2}$ = High and $\overline{G}$ = Low), then $\overline{W}$ will return the outputs to high impedance within t_{WLQZ} of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data input must be valid for t_{DVWH} before the rising edge of WRITE Enable, or for t_{DVE1H} before the rising edge of $\overline{E1}$ or for t_{DVE2L} before the falling edge of $\overline{E2}$, whichever occurs first, and remain valid for t_{WHDX} , t_{E1HDX} or t_{E2LDX} .

Figure 9. WRITE Enable Controlled, WRITE Mode AC Waveforms



Note: Output Enable ($\overline{G}$) = Low.

Figure 10. Chip Enable Controlled, WRITE Mode AC Waveforms



Note: Output Enable ($\overline{OE}$) = High.

If $\overline{E1}$ goes High or E2 goes Low simultaneously with $\overline{W}$ high, the output remains in a high-impedance state.


Table 8. WRITE Mode AC Characteristics

Symbol	Parameter ⁽¹⁾	M68Z128		Unit
		−55		
		Min	Max	
t _{AVAV}	WRITE Cycle Time	55		ns
t _{AVWL}	Address Valid to WRITE Enable Low	0		ns
t _{AVWH}	Address Valid to WRITE Enable High	45		ns
t _{AVE1H}	Address Valid to Chip Enable 1 High	45		ns
t _{AVE2L}	Address Valid to Chip Enable 2 Low	45		ns
t _{WLWH}	WRITE Enable Pulse Width	45		ns
t _{WHAX}	WRITE Enable High to Address Transition	0		ns
t _{WHDX}	WRITE Enable High to Input Transition	0		ns
t _{WHQX} ⁽³⁾	WRITE Enable High to Output Transition	5		ns
t _{WLQZ} ^(2,3)	WRITE Enable Low to Output Hi-Z		20	ns
t _{AVE1L}	Address Valid to Chip Enable 1 Low	0		ns
t _{AVE2H}	Address Valid to Chip Enable 2 High	0		ns
t _{E1LE1H}	Chip Enable 1 Low to Chip Enable 1 High	45		ns
t _{E2HE2L}	Chip Enable 2 High to Chip Enable 2 Low	45		ns
t _{E1HAX}	Chip Enable 1 High to Address Transition	0		ns
t _{E2HAX}	Chip Enable 2 Low to Address Transition	0		ns
t _{DVWH}	Input Valid to WRITE Enable High	25		ns
t _{DVE1H}	Input Valid to Chip Enable 1 High	25		ns
t _{DVE2H}	Input Valid to Chip Enable 2 Low	25		ns

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.5 to 5.5V (except where noted).

2. C_L = 5pF

3. At any given temperature and voltage condition, t_{WHQZ} is less than t_{WLQX} for any given device.

Figure 11. Low V_{CC} Data Retention AC WaveformsTable 9. Low V_{CC} Data Retention Characteristics

Symbol	Parameter	Test Condition ⁽¹⁾	Min	Typ	Max	Unit
I_{CCDR}	Supply Current (Data Retention)	$V_{CC} = 3V$, $\overline{E1} \geq V_{CC} - 0.3V$ or $E2 \leq 0.3V$, $f = 0$		0.1	2	μA
V_{DR}	Supply Voltage (Data Retention)	$\overline{E1} \geq V_{CC} - 0.3V$ or $E2 \leq 0.3V$, $f = 0$	2			V
t_{CDR}	Chip Disable to Power Down	$\overline{E1} \geq V_{CC} - 0.3V$ or $E2 \leq 0.3V$, $f = 0$	0			ns
$t_{ER}^{(2)}$	Operation Recovery Time		t_{AVAV}			ns

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to $70^\circ C$; $V_{CC} = 4.5$ to $5.5V$ (except where noted).

2. See Figure 11 for measurement points. Guaranteed but not tested. t_{AVAV} is READ Cycle time.

PART NUMBERING


Table 10. Ordering Information Example

Example:	M68Z	128		-55	N	1	TR
Device Type	M68Z						
Device Function	128 = 1 Mbit (128Kb x 8)						
Operating Voltage	blank = 4.5 to 5.5V						
Speed	-55 = 55ns						
Package	N = TSOP32 (8 x 20mm)						
Temperature Range	1 = 0 to 70°C						
Shipping Method for SOIC	blank = Tubes TR = Tape & Reel						

For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

PACKAGE MECHANICAL INFORMATION

Figure 12. TSOP32 – 32-lead Plastic Thin Small Outline, 8 x 20 mm, Package Outline



Note: Drawing is not to scale.

Table 11. TSOP32 – 32-lead Plastic Thin Small Outline, 8 x 20 mm, Package Mechanical Data

Symb	mm			inches		
	Min	Typ	Max	Min	Typ	Max
A			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2		0.950	1.050		0.0374	0.0413
B		0.150	0.270		0.0059	0.0106
C		0.100	0.210		0.0039	0.0083
D		19.800	20.200		0.7795	0.7953
D1		18.300	18.500		0.7205	0.7283
e	0.500	—	—	0.0197	—	—
E		7.900	8.100		0.3110	0.3189
L		0.500	0.700		0.0197	0.0276
α		0°	5°		0°	5°
CP			0.100			0.0039
N	32			32		

REVISION HISTORY**Table 12. Document Revision History**

Date	Revision Details
May 1999	First Issue
03/20/00	TSOP32 Package Mechanical Data changed (Table 11)
09/21/00	I _{CCDR} Supply Current changed (Table 9)
04/03/01	Reformatted; temp./voltage info. added to tables (Table 4, 5, 7, 8, 9)
05/13/02	Add reflow time and temperature footnote (Table 2)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
All other names are the property of their respective owners.

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

www.st.com