

### General Description

The MAX1101 is a highly integrated IC designed primarily for digitizing the output of a linear CCD array. It provides the components required for all necessary analog functions, including clamp circuitry for blacklevel correction or correlated double sampling (CDS), a three-input multiplexer (mux), and an 8-bit analog-todigital converter (ADC).

The MAX1101 operates with a sample rate up to 1MHz and with a wide range of linear CCDs. The logic interface is serial, and a single input sets the bidirectional data line as either data in or data out, thus minimizing the I/O pins required for communication.

Packaged in a 24-pin SO, the MAX1101 is available in the commercial (0°C to +70°C) temperature range.

**Applications** 

Scanners

Fax Machines

**Digital Copiers** 

**CCD** Imaging

**Features** 


- ♦ 1.0 Million Pixels/sec Conversion Rate
- **♦** Built-In Clamp Circuitry for Black-Level Correction or Correlated Double Sampling
- ♦ 64-Step PGA, Programmable from Gain = -2 to -10
- ♦ Auxiliary Mux Inputs for Added Versatility
- ♦ Compatible with a Large Range of CCDs
- ♦ 8-Bit ADC Included
- ♦ Space-Saving, 24-Pin SO Package

### Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE			
MAX1101CWG	0°C to +70°C	24 Wide SO			

Pin Configuration appears on last page.

## Typical Operating Circuit



NIXIN

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.3V to +12V	Operating Temperature Range0°C to +70°C
All Pins to GND0.3V to (V <sub>DD</sub> + 0.3V)	Storage Temperature Range65°C to +150°C
Current into Every Pin (except VDD)±20mA	Lead Temperature (soldering, 10sec)+300°C
Current into V <sub>DD</sub> ±50mA	
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
SO (derate 11.76mW/°C above +70°C)941mW	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

( $V_{DD} = V_{REFBIAS} = +4.75V$  to +5.25V, REFGND = 0V, REF- bypassed to REFGND with  $0.1\mu F$ ,  $C_{EXT} = 47nF$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIO	MIN	TYP	MAX	UNITS		
ANALOG-TO-DIGITAL CONVERTE	R							
Resolution	N			8			Bits	
Differential Nonlinearity	DNL	No-missing-codes guarant	teed		±0.5	±1	LSB	
Integral Nonlinearity	INL	Best straight-line fit			±1	±1.5	LSB	
Total Unadjusted Error	TUE					±2.5	LSB	
Zero-Scale Drift	TCVOS				125		%µV/°C	
Full-Scale Drift	TCFS				0.016		%FS/°C	
Maximum Sample Rate	f <sub>S</sub>			0.67	1.2		MHz	
Minimum Sample Rate		(Note 1)		1			kHz	
Input Full-Power Bandwidth		$V_{IN} = 2.5Vp-p$			1		MHz	
Aperture Delay	t <sub>AP</sub>				10		ns	
ANALOG INPUT—CCD INTERFAC	E			•				
Maximum Peak CCD	VWHITE	Vwhite =	G <sub>PGA</sub> = -2		1.25		V	
Differential Signal Range	VWHILE	(V <sub>REF+</sub> - V <sub>REF-</sub> ) / G <sub>PGA</sub>	G <sub>PGA</sub> = -10		0.25		7 V	
Minimum PGA Gain Setting				-1.9	-2	-2.1	V/V	
Maximum PGA Gain Setting				-9.375	-9.875	-10.375	V/V	
Gain Adjust Resolution					64		Steps	
Gain Adjust Step Size					0.125		V/V	
PGA Gain Error					±5		% Gain	
Black Sample Switch On-Resistance	Ron(BSS)				60	150	Ω	
Input Leakage (Note 2)	IL(CCDIN)	Including black sample sw		1	50	nA		
CCD Interface Offset Voltage	Vos(ccd)	V <sub>VIDEO</sub> = V <sub>RESET</sub> (Figure 4)		0	4	8	LSB	
ANALOG INPUT—AUXILIARY INP	UTS							
Input Voltage Range	V <sub>IN</sub>			V <sub>REF</sub> -		V <sub>REF+</sub>	V	
Input Capacitance (Note 1)	CIN(ON)	Channel on				45	pF	
при Сараспансе (поте т)	C <sub>IN</sub> (OFF)	Channel off			10	PΓ		
On-Resistance	Ron			120		Ω		

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = V_{REFBIAS} = +4.75V \text{ to } +5.25V, \text{ REFGND} = 0V, \text{ REF- bypassed to REFGND with } 0.1\mu\text{F}, \text{ } C_{EXT} = 47n\text{F}, \text{ } T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ } unless \text{ otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE VOLTAGE INPUT			'			
Positive Reference Voltage	V <sub>REF+</sub>	Internally generated, V <sub>REFBIAS</sub> = 5V	2.94	3.00	3.06	V
Negative Reference Voltage	V <sub>REF</sub> -	Internally generated, VREFBIAS = 5V	0.49	0.50	0.51	V
POWER SUPPLIES			'			
Positive Supply-Voltage Range	V <sub>DD</sub>		4.75	5	5.25	V
PSRR, PGA and ADC	PSRR	4.75V ≤ V <sub>DD</sub> ≤ 5.25V	48	60		dB
Supply Current	I <sub>DD</sub>			20	40	mA
DIGITAL INPUTS/OUTPUTS						
Digital Input Voltage High	VIH		3.5			V
Digital Input Voltage Low	V <sub>IL</sub>				1.5	V
Digital Input Leakage Current	IIL		-10		10	μΑ
Digital Output Voltage High	VoH	ISOURCE = 4mA	V <sub>DD</sub> - 0.5			V
Digital Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 4mA			0.5	V
Digital Output Leakage Current	loL	Output in high-impedance mode	-10		10	μΑ
DIGITAL TIMING SPECIFICATION	<b>IS</b> (t <sub>r</sub> , t <sub>f</sub> ≤ 10	ns, C <sub>L</sub> ≤ 50pF, unless otherwise noted)				
SCLK Frequency	f <sub>SCLK</sub>				10	MHz
SCLK Pulse Width	tspw		50			ns
VIDSAMP Pulse Width	tys		500			ns
VIDSAMP to CLAMP Separation	t <sub>VB</sub>		50			ns
LOAD Pulse Width	t <sub>LD</sub>		50			ns
VIDSAMP Fall to SCLK Rise Time	tyls	MODE = 1	50			ns
VIDSAMP Fall to DATA	t <sub>VLD</sub>	MODE = 1			60	ns
VIDSAMP to Reset Separation	tvR	(Note 2)	50			ns
Reset to CLAMP Separation	t <sub>RB</sub>	(Note 2)	50			ns
SCLK Rise to DATA	t <sub>SD</sub>				60	ns
DATA Set-Up Time	t <sub>DSU</sub>		20			ns
DATA Hold Time	t <sub>DH</sub>		20			ns
LOAD Fall to SCLK Rise Time	tLS	MODE = 0	50			ns
SCLK Rise to LOAD Rise Time	t <sub>SL</sub>	MODE = 0	50			ns
MODE Setup Time	tmsu	Same as bus-relinquish time	50			ns
CLAMP Pulse Width	t <sub>BS</sub>		300			ns
CLAMP Fall to Video Update	t <sub>BC</sub>	(Note 1)	20			ns
Digital Quiet Time (Note 3)	tQ	± around VIDSAMP falling edge	20			ns

**Note 1:** Due to leakage in the PGA and ADC, operation at sample rates below 1ksps is not recommended, as performance may degrade, particularly at high temperatures.

Note 2: Production test equipment settling time prohibits leakage measurements below 1nA.

Lab equipment has shown the MAX1101 switch input leakage below 1pA at TA = +25°C, and below 50pA at TA = +70°C.

Note 3: Not a test parameter. Recommended for optimal performance.



Pin Description

PIN	NAME	FUNCTION
1, 3, 5, 7, 10, 16, 24	GND	Ground
2	CCDIN	CCD Input. Connect CCD through a series 0.047µF capacitor (C <sub>EXT</sub> ).
4	AIN1	Auxiliary Analog Input Channel 1
6	AIN2	Auxiliary Analog Input Channel 2
8, 9, 10	I.C.	Internally Connected. Do not connect to this pin.
11	REFGND	Reference Ground. Ground reference for all analog signals.
12	REF-	Lower Limit of Reference Span. Sets the zero-code voltage. Range is GND ≤ REF- ≤ REF+. Nominally 0.5V.
13	REF+	Upper Limit of Reference Span. Sets the full-scale input. Voltage range is REF- ≤ REF+ ≤ V <sub>DD</sub> . Nominally 3.0V.
14	REFBIAS	Reference Power Supply. Connect to external +5.0V to set V <sub>REF+</sub> to +3.0V and V <sub>REF-</sub> to +0.5V.
15, 23	V <sub>DD</sub>	Power Supply, +5V. Bypass to ground very close to the device and connect the two pins together, close to the MAX1101.
17	MODE	Control Input. Set high, DATA is an output of the ADC. Set low, DATA enables programming of the PGA and mux.
18	SCLK	Serial Clock Input
19	DATA	Data Input or Output, as controlled by MODE
20	LOAD	Control Input. Loads serial shift-register data to PGA and multiplexer registers when MODE = 0.
21	VIDSAMP	Control Input. Samples the video level and initiates the ADC conversion.
22	CLAMP	Control Input. Samples black level. Can be used for correlated double sampling.




Figure 1. MAX1101 Functional Diagram

## Detailed Description

#### Overview

The MAX1101 directly processes the pixel stream from a monochrome CCD, and removes black level, offset, and noise errors through an internal clamp circuit, which can be used as a correlated double sampler (CDS). It uses a 6-bit, programmable-gain amplifier (PGA) to adjust gain. A three-input multiplexer (mux) selects either the PGA output or two unassigned inputs (AIN1, AIN2). The processed analog signal is digitized by an 8-bit, half-flash analog-to-digital converter (ADC), and output serially through the DATA pin.

Digital data is input and output through the bidirectional serial pin (DATA) synchronously with the external serial clock (SCLK). When MODE = 0, the mux channels and the PGA gain can be programmed via DATA. With MODE = 1 (high), ADC serial data is output through this pin.




Figure 2. PGA Functional Diagram

#### Programmable-Gain Amplifier

The PGA amplifies the differential video signal from the CCD (at CCDIN). Gain is settable with the 6-bit control word from -2 to -10 in 64 steps, in increments of -0.125. The PGA also provides for periodic DC restoration of the capacitively coupled input.

As shown in Figure 2, the switched-capacitor amplifier's gain is set by the ratio  $C_I/C_F$ . The input is sampled on the  $C_I$  capacitors, which is a set of equal capacitors. The 6-bit gain control word determines the number of capacitors used. Thus the PGA gain is set from -2 to -10.

A voltage equal to  $V_{REF-}$  is applied to the PGA's noninverting input. This offsets the PGA output to be within the range of the ADC ( $V_{REF-}$  to  $V_{REF+}$ ).

#### Clamp Circuit

As shown in Figure 2, the CCD output is connected to the MAX1101 input (CCDIN) through an external capacitor, which removes the potentially large DC common-mode voltages from the input signal. Whenever CLAMP is high, the CLAMP switch is closed and CEXT is charged to VREF+. It can be actuated either once per pixel (sampling reset level) or less frequently (such as for restoring optical black level once per line), as required by the application.




Figure 3a. PGA Connection with VIDSAMP = Low




Figure 3b. PGA Connection with VIDSAMP = High

VIDSAMP controls the sampling of the video signal and offset nulling of the PGA. To null out the offset, VIDSAMP causes switches S1 and S1P to close, placing the amplifier in a unity-gain configuration, as shown in Figure 3a. This configuration causes the amplifier's offset voltage to be stored on CF. In the next portion of the cycle, when VIDSAMP returns low, the S1 switches are opened and S2 is closed (Figure 3b). This is the standard inverting op-amp configuration. The only difference is that capacitors are used to set the gain, and the amplifier's offset voltage has been stored on these capacitors and is thus canceled. The amplifier's output is [CF/C1] x VVIDEO + VREF-. The CDS function is shown in Figure 4.

#### *ADC*

The ADC uses a recycling half-flash conversion technique in which a 4-bit flash ADC section achieves an 8-bit result in two steps (Figure 5). Using 15 comparators, the flash ADC compares the unknown input voltage to the reference ladder (using REF+ and REF-) and provides the upper four data bits.

An internal digital-to-analog converter (DAC) uses the four most significant bits (MSBs) to generate the analog result from the first flash conversion and a residue voltage that is the difference between the unknown voltage




Figure 4. Correlated Double Sampler (CDS)

and the DAC output. The residue is then compared again with the flash comparators to obtain the lower four data bits.

Single-shot timers control the timing of the two conversion steps. Once both MSBs and LSBs have been determined, the comparators return to input-acquisition/auto-zero mode.

#### REF+ and REF-

The REF+ and REF- pins set the ADC's full-scale range. The optimum input range is +0.5V to +3.0V. Figure 6 shows a matched resistive ladder that generates the reference voltages. Four pins are available: REF+, REF-, REFBIAS, and REFGND. If 5.00V is applied to REFBIAS while REFGND is grounded, then 3.00V and 0.50V are generated at REF+ and REF-, respectively.

For increased accuracy or power-supply immunity, REF+ can be connected to an external  $\pm 3.00V$  reference. If this is done, the accuracy must be better than  $\pm 5\%$ . REFBIAS should be left open in this case.

#### Multiplexer

The mux selects either the output of the PGA or one of two other inputs to the ADC. The mux switching is break-before-make to prevent transient shorts between channels. The first two bits of the input control byte select the mux input channel (Table 1).




Figure 5. ADC Functional Diagram

#### Serial-Interface Logic

The serial interface inputs and outputs data in 8-bit words. The interface is controlled by four signals: MODE, LOAD, DATA, and SCLK.

#### **MODE**

MODE controls the direction of data transfer. When MODE = 0, data is being shifted into the MAX1101 at the DATA pin either for the mux or the PGA. When MODE = 1, the ADC output is shifted out from the MAX1101 at the DATA pin. Data is shifted in and out of the MAX1101 at the rising edge of SCLK.

#### LOAD

LOAD is normally low and used only when MODE = 0. Once all eight bits have been clocked in, bring LOAD high to update the MAX1101 registers.

#### DATA

DATA is a bidirectional I/O pin. MODE controls the direction of data transfer. When MODE = 1, DATA is configured as an output from the shift register. Data is clocked out of the shift register by SCLK's rising edge. When MODE = 0, DATA is configured as an input to the shift register, shifted in by the rising edge of SCLK. In this mode, the DATA output driver is disabled, putting DATA into a high-impedance state and allowing it to be driven externally.




Figure 6. Reference Resistor String

#### Data Output

Data is clocked in and out of the device with the rising edge of SCLK. The first bit (the MSB, D7) immediately follows the falling edge of VIDSAMP (Figures 7 and 8). The first rising edge of SCLK clocks out the next bit, D6. Data is loaded into the shift register at the falling edge of VIDSAMP. Following the output of D0, DATA output is unspecified for additional SCLK pulses.

Eight-bit-wide storage and output registers hold data from the ADC and delay the data output. The timing diagram in Figure 9 shows the data latency of two VIDSAMP cycles. New data is available after the second falling edge of VIDSAMP.

#### Data Input

During data input, the first two bits (A0, A1) are the address, selecting either the mux or PGA. The next six bits set the input channel or PGA gain (Table 1).

#### **CLAMP and VIDSAMP**

The last two digital inputs are VIDSAMP and CLAMP. VIDSAMP controls the overall cycle timing, with one VIDSAMP cycle corresponding to one CCD pixel. The input is sampled into the ADC by the falling edge of VIDSAMP. CLAMP controls the black sample switch, which sets a reference DC voltage level (V<sub>REF+</sub>) at the capacitively coupled CCDIN input. The sample switch is on when CLAMP is high.

#### Control and Interface Logic

The control and interface logic consists of a serial I/O port, which shifts data into and out of the MAX1101, and two registers for storing the mux channel and the PGA gain data.

Table 1.	Control-Byt	e Format
----------	-------------	----------

FUNCTION	Α0	A1	D5 MSB	D4	D3	D2	D1	D0 LSB
Address Analog Input Mux	0	0	_	_	_	_	_	_
Address CCD PGA	0	1	_	_	_	_	_	_
No Operation	1	Х	Х	Х	Х	Х	Х	Х
Select CCD input	0	0	0	0	0	Х	Х	Х
Select AIN1	0	0	0	1	0	Х	Х	Х
Select AIN2	0	0	1	0	0	Х	Х	Х
Set PGA Gain to -2	0	1	0	0	0	0	0	0
Set PGA Gain to -2.125	0	1	0	0	0	0	0	1
Set PGA Gain to -9.750	0	1	1	1	1	1	1	0
Set PGA Gain to -9.875	0	1	1	1	1	1	1	1

X = Don't Care






Figure 7. MODE = 0 Timing




Figure 8. MODE = 1 Timing

LOAD controls the loading of data into the internal storage registers during data input. Once all eight input bits have been clocked into the shift register, a rising edge on LOAD clocks the data into the appropriate storage register (mux or PGA), decoded from the first two input bits.

The logic is divided into four blocks: the two storage registers, the serial I/O port, and a power-on reset generator. The registers are reset by the power-on reset to place them in a predictable state (input channel = CCD, PGA gain = -2) on power-up. The power-on reset typically has a 2.1µs pulse width.

The serial I/O port consists of a shift register, an 8-bit storage register, decode logic to clock input data into the appropriate storage register, and an output driver. The 8-bit storage register takes input data from the ADC.

#### Input Buffers and Output Drivers

The DATA driver is capable of driving 50pF load capacitance while meeting the output delay specifications given in the *Electrical Characteristics*. The gates of the Pchannel and N-channel drivers are driven separately. If MODE is low, both drivers are off and the output is high impedance.

The VIDSAMP, CLAMP, SCLK, and LOAD inputs are buffered and have hysteresis to reject noise with slow-slewing signal edges.

### Applications Information

#### MAX1101 Timing

Figure 7 shows the timing configuration when MODE = 0 and data is loaded into the MAX1101. Figure 8 shows timing when MODE = 1 and the CCD signal is digitized. Figure 9 is an expansion of Figure 8, illustrating the two-VIDSAMP-cycle data latency. Figure 10 shows the relationship of CLAMP to VIDSAMP when MODE = 1.




Figure 9. MODE = 1 Timing Showing Data Latency




Figure 10. MODE = 1 Timing Showing Relationship of CLAMP to VIDSAMP

### Input/Output Transfer Function

#### **CCD** Input

Figure 11 shows the MAX1101 transfer function for CCDIN. Coding is binary, with a -4LSB offset added to ensure that offsets within the MAX1101, which can be positive or negative, do not cause the ADC to be out of range. Full-scale input range at CCDIN is:

(VREF+ - VREF-) / GPGA

where  $G_{PGA}$  is the gain of the programmable gain amplifier.

#### Analog Inputs (AIN\_)

The transfer function for auxiliary inputs is shown in Figure 11. Again, coding is binary and full-scale range is V<sub>REF+</sub>. An offset has not been added to these channels; however, code transitions occur at the 1/2LSB point, as shown in Figure 12.

Implementing Correlated Double Sampling (CDS) or Black-Level Compensation

The CLAMP circuit in the MAX1101 can be used to either accomplish CDS or to compensate for the CCD black level. To accomplish CDS, CLAMP is activated once per

pixel during the CCD output waveform's reset phase. To compensate for the CCD black level, CLAMP is activated during the black-pixel portion of the linear array, as shown in Figure 10. Each of these modes requires a different value of  $C_{\text{EXT}}$ , as described in the following section.

#### Choosing CEXT for CDS

In CDS applications,  $C_{EXT} = 4nF$ . This value is the best compromise to minimize errors due to the CLAMP switch resistance/ $C_{EXT}$  time constant and switch charge injection. The following equation represents the error due to incomplete charging of  $C_{EXT}$  during integration time:

$$\varepsilon = \Delta V_{RFSFT} \times e^{-t/RC}$$

where  $\Delta V_{RESET}$  = the maximum change in reset level from one pixel to the next, t = CLAMP pulse width, and R = CLAMP switch resistance (150 $\Omega$ max). At a sample rate of 670kHz, with t = 750nsec, a 4nF capacitor removes at least 70% of the change in reset voltage level. Typically, R = 60 $\Omega$ , which corresponds to a 96% cancellation of the change in reset level.

The offset due to switch charge injection is represented by 13pC / 4nF = 3mV. Note that this error will behave like any DC offset; that is, it will be constant from pixel to pixel.

**Choosing CEXT in Black-Level Compensation**In activating CLAMP once per line to compensate for the

In activating CLAMP once per line to compensate for the CCD black level, the recommended value of CEXT is governed by the following equations:

C<sub>EXT</sub> ≥ 12nF and C<sub>FXT</sub> ≤ N x t x 760pF/µsec

where N is the number of light-shielded cells, and t is the width of the CLAMP pulse in  $\mu sec.$ 

The second equation ensures that the time constant formed by R x C<sub>EXT</sub> is small enough that the black level is captured to within 0.5mV during the dark pixel phase. For example, in an array with 27 dark pixels at a 670kHz sample rate, with t = 750nsec, the second equation becomes C<sub>EXT</sub>  $\leq$  15nF. Capacitors smaller than 12nF can be used; however, offset increases due to switch charge injection, as explained in the section *Choosing C<sub>EXT</sub>* for *CDS*.




Figure 11. Transfer Function for CCDIN




Figure 12. Transfer Function for AIN





Figure 13. Black Level Error vs. C<sub>EXT</sub> Time Constant at Maximum PGA Gain (1mV/bit)

Bypassing and Layout Considerations Solder the MAX1101 to a multilayer board (two or more layers) where the layer immediately beneath the device is a ground plane.

Connect the V<sub>DD</sub> pins together at the MAX1101. Connect all ground pins together at the device.


Bypass  $V_{DD}$  to ground with at least a  $0.1\mu F$  ceramic capacitor. If larger capacitors are used, tantalum is satisfactory.



\_Chip Information

TRANSISTOR COUNT: 3430

Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600