


- Independent Asynchronous Inputs and Outputs
- Low-Power Advanced CMOS Technology
- Bidirectional
- 1024 Words by 9 Bits Each
- Programmable Almost-Full/Accomplished-Empty Flag
- Empty, Full, and Half-Full Flags

- Access Times of 25 ns With a 50-pF Load
- Data Rates From 0 to 50 MHz
- Fall-Through Times of 23 ns Max
- High Output Drive for Direct Bus Interface
- 3-State Outputs
- Available in 44-Pin PLCC (FN) Package

FN PACKAGE
 (TOP VIEW)



description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT2236 is arranged as two 1024 by 9-bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 50 MHz with access times of 25 ns in a bit-parallel format.

The SN74ACT2236 consists of bus-transceiver circuits, two 1024 × 9 FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable \overline{OE} and DIR inputs are provided to control the transceiver functions. The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 shows the five fundamental bus-management functions that can be performed with the SN74ACT2236.

The SN74ACT2236 is characterized for operation from 0°C to 70°C.

For more information on this device family, see the application report *1K × 9 × 2 Asynchronous FIFOs SN74ACT2235 and SN74ACT2236* in the 1996 *High-Performance FIFO Memories Designer's Handbook*, literature number SCAA012A.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SN74ACT2236

1024 × 9 × 2

ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY


SCAS149A - APRIL 1990 - REVISED SEPTEMBER 1995

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
AF/AEA, AF/AEB	15, 30	O	Almost full/almost empty flags. The almost-full/almost-empty A flag (AF/AEA) is defined by the almost-full/almost-empty offset value for FIFO A (X). AF/AEA is high when FIFO A contains X or less words or 1024–X words. AF/AEA is low when FIFO A contains between X + 1 or 1023 – X words. The operation of the almost-full/almost-empty B flag (AF/AEB) is the same as AF/AEA for FIFO B.
A0–A8	4–8, 10–13	I/O	A data inputs and outputs
B0–B8	32–35, 37–41	I/O	B data inputs and outputs
DAF, DBF	21, 24	I	Define-flag inputs. The high-to-low transition of <u>DAF</u> stores the binary value on A0–A8 as the almost-full/almost-empty offset value for FIFO A (X). The high-to-low transition of <u>DBF</u> stores the binary value of B0–B8 as the almost-full/almost-empty offset value for FIFO B (Y).
EMPTYA, EMPTYB	20, 25	O	Empty flags. EMPTYA and EMPTYB are low when their corresponding memories are empty and high when they are not empty.
FULLA, FULLB	18, 27	O	Full flags. FULLA and FULLB are low when their corresponding memories are full and high when they are not full.
HFA, HFB	16, 29	O	Half-full flags. HFA and HFB are high when their corresponding memories contain 512 or more words, and low when they contain 511 or less words.
LDCKA, LDCKB	17, 28	I	Load clocks. Data on A0–A8 is written into FIFO A on a low-to-high transition of LDCKA. Data on B0–B8 is written into FIFO B on a low-to-high transition of LDCKB. When the FIFOs are full, LDCKA and LDCKB have no effect on the data residing in memory.
DIR, <u>OE</u>	2, 43	I	Enable inputs. DIR and <u>OE</u> control the transceiver functions. When <u>OE</u> is high, both A0–A8 and B0–B8 are in the high-impedance state and can be used as inputs. With <u>OE</u> low and DIR high, the A bus is in the high-impedance state and B bus is active. When both <u>OE</u> and DIR are low, the A bus is active and the B bus is in the high-impedance state.
RSTA, <u>RSTB</u>	22, 23	I	Reset. A reset is accomplished in each direction by taking <u>RSTA</u> and <u>RSTB</u> low. This sets EMPTYA, EMPTYB, FULLA, FULLB, and AF/AEB high. Both FIFOs must be reset upon power up.
SAB, SBA	1, 44	I	Select-control inputs. SAB and SBA select whether real-time or stored data is transferred. A low level selects real-time data, and a high level selects stored data. Eight fundamental bus-management functions can be performed as shown in Figure 1.
UNCKA, UNCKB	19, 26	I	Unload clocks. Data in FIFO A is read to B0–B8 on a low-to-high transition of UNCKB. Data in FIFO B is read to A0–A8 on a low-to-high transition of UNCKA. When the FIFOs are empty, UNCKA and UNCKB have no effect on data residing in memory.

programming procedure for AF/AEA

The almost-full/almost-empty flags (AF/AEA, AF/AEB) are programmed during each reset cycle. The almost-full/almost-empty offset value FIFO A (X) and for FIFO B (Y) are either a user-defined value or the default values of X = 256 and Y = 256. Below are instructions to program AF/AEA using both methods. AF/AEB is programmed in the same manner for FIFO B.

user-defined X

Take DAF from high to low. This stores A0 thru A8 as X.


If RSTA is not already low, take RSTA high.

With DAF held low, take RSTA high. This defines the AF/AEA flag using X.

To retain the current offset for the next reset, keep DAF low.

default X

To redefine the AF/AE flag using the default value of X = 256, hold DAF high during the reset cycle.




Set Flag to
 Empty + X/Full - X
 $(0 \leq X \leq 511)$

timing diagram for FIFO A[†]

TEXAS
 INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



[†] Operation of FIFO B is identical to that of FIFO A.

[‡] Last valid data stays on outputs when FIFO goes empty due to a read.




Figure 1. Bus-Management Functions

SELECT-MODE CONTROL TABLE

CONTROL		OPERATION	
SAB	SBA	A BUS	B BUS
L	L	Real-time B to A bus	Real-time A to B bus
L	H	FIFO B to A bus	Real-time A to B bus
H	L	Real-time B to A bus	FIFO A to B bus
H	H	FIFO B to A bus	FIFO A to B bus

OUTPUT-ENABLE CONTROL TABLE

CONTROL		OPERATION	
DIR	OE	A BUS	B BUS
X	H	Input	Input
L	L	Output	Input
H	L	Input	Output

Figure 1. Bus-Management Functions (Continued)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage: Control inputs	7 V
I/O ports	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T_A	0°C to 70°C
Storage temperature range, T_{STG}	-65°C to 150°C
Maximum junction temperature, T_J	150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		'ACT2236-20		'ACT2236-30		'ACT2236-40		'ACT2236-60		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		2		2		V
V _{IL}	Low-level input voltage		0.8		0.8		0.8		0.8	V
I _{OH}	High-level output current	A or B ports	-8		-8		-8		-8	mA
		Status flags	-8		-8		-8		-8	
I _{OL}	Low-level output current	A or B ports	16		16		16		16	mA
		Status flags	8		8		8		8	
f _{clock}	Clock frequency	LDCKA or LDCKB	50		33		25		16.7	MHz
		UNCKA or UNCKB	50		33		25		16.7	
t _w	Pulse duration	RSTA or RSTB low	20		20		25		25	ns
		LDCKA or LDCKB low	8		10		14		20	
		LDCKA or LDCKB high	8		10		14		20	
		UNCKA or UNCKB low	8		10		14		20	
		UNCKA or UNCKB high	8		10		14		20	
		DAF or DBF high	10		10		10		10	
t _{su}	Setup time	Data before LDCKA or LDCKB↑	4		4		5		5	ns
		Define AF/AE: D0–D8 before DAF or DBF↓	5		5		5		5	
		Define AF/AE: DAF or DBF↓ before RSTA or RSTB↑	7		7		7		7	
		Define AF/AE (default): DAF or DBF high before RSTA or RSTB↑	5		5		5		5	
		RSTA or RSTB inactive (high) before LDCKA or LDCKB↑	5		5		5		5	
t _h	Hold time	Data after LDCKA or LDCKB↑	1		1		2		2	ns
		Define AF/AE: D0–D8 after DAF or DBF↓	0		0		0		0	
		Define AF/AE: DAF or DBF low after RSTA or RSTB↑	0		0		0		0	
		Define AF/AE (default): DAF or DBF high after RSTA or RSTB↑	0		0		0		0	
T _A	Operating free-air temperature	0	70	0	70	0	70	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP†	MAX	UNIT
V _{OH}		V _{CC} = 4.5 V, I _{OH} = –8 mA			2.4			V
V _{OL}	Flags	V _{CC} = 4.5 V, I _{OL} = 8 mA				0.5		V
	I/O ports	V _{CC} = 4.5 V, I _{OL} = 16 mA				0.5		
I _I		V _{CC} = 5.5 V, V _I = V _{CC} or 0				±5		µA
I _{OZ}		V _{CC} = 5.5 V, V _O = V _{CC} or 0				±5		µA
I _{CC} ‡		V _I = V _{CC} – 0.2 V or 0			10	400		µA
ΔI _{CC} §	DIR, OE	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				2		mA
	Other inputs					1		
C _i		V _I = 0, f = 1 MHz			4			pF
C _o		V _O = 0, f = 1 MHz			8			pF

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ I_{CC} tested with outputs open.

§ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figures 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	'ACT2236-20			'ACT2236-30		'ACT2236-40		'ACT2236-60		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	LDCK		50			33		25		16.7		MHz
	UNCK		50			33		25		16.7		
t _{pd}	LDCK↑, LDCKB↑	B or A	8	23		8	23	8	25	8	27	ns
t _{pd}	UNCKA↑, UNCKB↑	B or A	10	17	25	10	25	10	35	10	45	ns
t _{PLH}	LDCK↑, LDCKB↑	EMPTYA, EMPTYB	4	15		4	15	4	17	4	19	ns
t _{PHL}	UNCKA↑, UNCKB↑	EMPTYA, EMPTYB	2	17		2	17	2	19	2	21	ns
t _{PHL}	RSTA↓, RSTB↓	EMPTYA, EMPTYB	2	18		2	18	2	20	2	22	ns
t _{PHL}	LDCK↑, LDCKB↑	FULLA, FULLB	4	15		4	15	4	17	4	19	ns
t _{PLH}	UNCKA↑, UNCKB↑	FULLA, FULLB	4	15		4	15	4	17	4	19	ns
t _{PLH}	RSTA↓, RSTB↓	FULLA, FULLB	2	15		2	15	2	17	2	19	ns
t _{PLH}	RSTA↓, RSTB↓	AF/AEA, AF/AEB	2	15		2	15	2	17	2	19	ns
t _{PLH}	LDCK↑, LDCKB↑	HFA, HFB	2	15		2	15	2	17	2	19	ns
t _{PHL}	UNCKA↑, UNCKB↑	HFA, HFB	4	19		4	19	4	21	4	23	ns
t _{PHL}	RSTA↓, RSTB↓	HFA, HFB	1	15		1	15	1	17	1	19	ns
t _{pd}	SAB or SBA†	B or A	1	11		1	11	1	13	1	15	ns
t _{pd}	A or B	B or A	1	11		1	11	1	13	1	15	ns
t _{pd}	LDCK↑, LDCKB↑	AF/AEA, AF/AEB	2	19		2	19	2	21	2	23	ns
t _{pd}	UNCKA↑, UNCKB↑	AF/AEA, AF/AEB	2	19		2	19	2	23	2	23	ns
t _{en}	DIR, OE	A or B	2	12		2	12	2	14	2	16	ns
t _{dis}	DIR, OE	A or B	1	10		1	10	1	12	1	14	ns

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

operating characteristics, $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per 1K bits	Outputs enabled	71	pF
		Outputs disabled	57	

TYPICAL CHARACTERISTICS


PROPAGATION DELAY TIME
vs
LOAD CAPACITANCE

Figure 2


POWER DISSIPATION CAPACITANCE
vs
SUPPLY VOLTAGE

Figure 3

calculating power dissipation

The maximum power dissipation (P_T) can be calculated by:

$$P_T = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \sum(C_{pd} \times V_{CC}^2 \times f_i) + \sum(C_L \times V_{CC}^2 \times f_o)$$

where:

- I_{CC} = power-down I_{CC} maximum
- N = number of inputs driven by a TTL device
- ΔI_{CC} = increase in supply current
- dc = duty cycle of inputs at a TTL high level of 3.4 V
- C_{pd} = power dissipation capacitance
- C_L = output capacitive load
- f_i = data input frequency
- f_o = data output frequency

PARAMETER MEASUREMENT INFORMATION





Figure 4. Standard CMOS Outputs (All Flags)



PARAMETER	R_L	C_L^\dagger	S1	S2
t_{en}	500 Ω	50 pF	Open	Closed
			Closed	Open
t_{dis}	500 Ω	50 pF	Open	Closed
			Closed	Open
t_{pd} or t_t	–	50 pF	Open	Open

† Includes probe and test-fixture capacitance

Figure 5. 3-State Outputs (A0–A8, B0–B8)

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated