

PEX 8524

Features

- **PEX 8524 General Features**
 - o 24-lane PCI Express switch
 - Integrated SerDes
 - o Up to six configurable ports
 - o 31mm x31mm, 644 pin PBGA package
 - o Typical Power: 3.9 Watts
- **PEX 8524 Key Features**
 - o **Standard Compliant**
 - PCI Express Base Specification, r1.1
 - o **High Performance**
 - Non-blocking switch fabric
 - Full line rate on all ports
 - o **Non-Transparent Bridging**
 - Configurable Non-Transparent port for Multi-Host or Intelligent I/O Support
 - o **Flexible Configuration**
 - Six highly flexible & configurable ports (x1, x2, x4, x8, or x16)
 - Configurable with strapping pins, EEPROM, or Host software
 - Lane and polarity reversal
 - o **PCI Express Power Management**
 - Link power management states: L0, L0s, L1, L2/L3 Ready, and L3
 - Device states: D0 and D3hot
 - o **Quality of Service (QoS)**
 - Two Virtual Channels per port
 - Eight Traffic Classes per port
 - Fixed and Round-Robin Virtual Channel Port Arbitration
 - o **Reliability, Availability, Serviceability**
 - 6 Standard Hot-Plug Controllers
 - Upstream port as hot-plug client
 - Transaction Layer end-to-end CRC
 - Poison bit
 - Advanced Error Reporting
 - Lane Status bits and GPO available
 - Per port performance monitoring
 - Average packet size
 - Number of packets
 - CRC errors and more
 - JTAG boundary scan



Flexible & Versatile PCI Express Switch

Multi-purpose, Feature Rich *ExpressLane*™ PCI Express Switch

The *ExpressLane*™ PEX 8524 device offers PCI Express switching capability enabling users to add scalable high bandwidth, non-blocking interconnection to a wide variety of applications including **servers, storage systems, communications platforms, blade servers, and embedded-control products**. The PEX 8524 is well suited for **fan-out, aggregation, dual-graphics, peer-to-peer, and intelligent I/O module** applications.

Highly Flexible Port Configurations

The *ExpressLane* PEX 8524 offers highly configurable ports. There are a maximum of 6 ports that can be configured to any legal width from x1 to x16, in any combination to support your specific bandwidth needs. The ports can be configured for **symmetric** (each port having the same lane width and traffic load) or **asymmetric** (ports having different lane widths) traffic. In the event of asymmetric traffic, the PEX 8524 features a **flexible central packet memory** that allocates a memory buffer for each port as required by the application or endpoint. This buffer allocation along with the device's **flexible packet flow control** minimizes bottlenecks when the upstream and aggregated downstream bandwidths do not match (are asymmetric). Any of the ports can be designated as the upstream port, which can be changed dynamically.

End-to-end Packet Integrity

The PEX 8524 provides **end-to-end CRC** protection (ECRC) and **Poison bit** support to enable designs that require **end-to-end data integrity**. These features are optional in the PCI Express specification, but PLX provides them across its entire *ExpressLane* switch product line.

Non-Transparent “Bridging” in a PCI Express Switch

The *ExpressLane* PEX 8524 product supports full non-transparent bridging (NTB) functionality to allow implementation of **multi-host systems and intelligent I/O modules in communications, storage, blade server, and graphics fan-out applications**. To ensure quick product migration, the non-transparency features are implemented in the same fashion as in standard PCI applications.

Non-transparent bridges allow systems to isolate memory domains by presenting the processor subsystem as an endpoint, rather than another memory system. Base address registers are used to translate addresses; doorbell registers are used to send interrupts between the address domains; and scratchpad registers are accessible from both address domains to allow inter-processor communication.

Two Virtual Channels

The *ExpressLane* PEX 8524 switch supports 2 full-featured Virtual Channels (VCs) and a full 8 Traffic Classes (TCs). The mapping of Traffic Classes to port-specific Virtual Channels allows for different mappings for different ports. In addition, the devices offer user-selectable Virtual Channel arbitration algorithms to enable users to fine tune the Quality of Service (QoS) required for a specific application.

Low Power with Granular SerDes Control

The PEX 8524 provides low power capability that is fully compliant with the PCI Express power management specification. In addition, the SerDes physical links can be turned off when unused for even lower power.

Flexible Port Width Configuration

The lane width for each port can be individually configured through auto-negotiation, hardware strapping, upstream software configuration, or through an optional EEPROM.

The PEX 8524 supports a large number of port configurations. For example, if you are using the PEX 8524 in a fan-out application, you may configure the upstream port as x8 and the downstream ports as four x4 ports; two x8 ports for dual-graphics fan-out; or other combinations, as long as you don't run out of lanes (24) or ports (6). In a peer-to-peer application you can configure all six ports as x4. Figure 1 shows the most common port configurations.




Figure 1. Common Port Configurations

Hot Plug for High Availability

Hot plug capability allows users to replace hardware modules and perform maintenance without powering down the system. The PEX 8524 hot plug capability and **Advanced Error Reporting** features makes it suitable for **High Availability (HA) applications**. Each downstream port includes a Standard Hot Plug Controller. If the PEX 8524 is used in an application where one or more of its downstream ports connect to PCI Express slots, each port's Hot Plug Controller can be used to manage the hot-plug event of its associated slot. Furthermore, its upstream port is a **hot-plug client**, allowing it to be used on hot-pluggable adapter cards, backplanes, and fabric modules.

Fully Compliant Power Management

For applications that require power management, the PEX 8524 device supports both link (L0, L0s, L1, L2/L3 Ready, and L3) and device (D0 and D3hot) power management states, in compliance with the PCI Express power management specification.

SerDes Power and Signal Management

The ExpressLane PEX 8524 supports **software control** of the **SerDes outputs** to allow optimization of power and signal strength in a system. The PLX SerDes implementation supports four levels of power – off, low, typical, and high. The SerDes block also supports **loop-back modes** and **advanced reporting of error conditions**, which enables efficient debug and management of the entire system.

Flexible Virtual Channel Arbitration

The ExpressLane PEX 8524 switches support **hardware fixed and Round Robin arbitration schemes** for two virtual channels on each port. This allows for the fine tuning of Quality of Service for efficient use of packet buffers and system bandwidth.

Applications

Suitable for **host-centric** as well as **peer-to-peer traffic patterns**, the PEX 8524 can be configured for a wide variety of form factors and applications.

Host-Centric Fan-out

The PEX 8524, with its symmetric or asymmetric lane configuration capability, allows user specific tuning to a variety of host-centric applications.




Figure 2. Fan-in/out Usage

Figure 2 shows a typical **server-based** design, where the root complex provides a PCI Express link that needs to be fanned into a larger number of smaller ports for a variety of I/O functions, each with different bandwidth requirements.

In this example, the PEX 8524 would typically have an 8-lane upstream port, and as many as 5 downstream ports (4 shown here). The downstream ports can be of differing widths if required. The figure also shows how some of the ports can be bridged to provide **PCI or PCI-X** slots through the use of the ExpressLane **PEX 8114** and **PEX 8111** PCIe bridging devices.

The diagram illustrates the PEX 8524 architecture. A green box at the top represents the host processor, labeled "MIPS or PowerPC". This processor is connected to a red box representing the "PEX 8524" switch. The connection between the processor and the switch is labeled "x8". The switch has two output ports, each labeled "PCI EXPRESS". Each output port is connected to a grey box representing a downstream device. The connection from the switch to each downstream device is labeled "x4". The switch itself is labeled "PEX 8524" and "PX" with a logo.

Embedded Systems

The diagram illustrates a multi-processor system architecture centered around the PEX 8524 PCI Express switch. The switch is represented by a red box at the bottom, labeled "PEX 8524" and "PCI EXPRESS". It has four ports, each labeled "x8".

Four system modules are connected to the switch via their bridges:

- System 1 (Left):** Contains a CPU, FPGA/ASIC, Local Bus, and Bridge. The Bridge is connected to the switch via an x8 link.
- System 2 (Second from Left):** Contains a Control unit, FPGA/ASIC, Local Bus, and Bridge. The Bridge is connected to the switch via an x4 link.
- System 3 (Third from Left):** Contains a DSP, Sensor, Local Bus, and Bridge. The Bridge is connected to the switch via an x4 link.
- System 4 (Right):** Contains a CPU, CPU Bus, and Bridge. The Bridge is connected to the switch via an x8 link.

Each system module is enclosed in a grey box, and the components within are connected by black lines. The PEX 8524 switch is shown with a "PCI EXPRESS" logo and a "PEX 8524" label.

Peer to Peer Communication

The diagram illustrates the PEX 8524 PCIe switch architecture. On the left, five yellow boxes represent I/O modules, each labeled 'I/O' and connected to the switch via a 4-lane (x4) link. On the right, a green box represents the 'Host', connected to the switch via a 4-lane (x4) link. The central red box is the 'PEX 8524' switch, featuring the 'PIX' logo. This configuration allows for a total of 20 lanes (5 modules × 4 lanes each) to be managed by the switch's 40 lanes.

Graphics Fan-out Switch

The diagram illustrates a PCI Express system architecture. At the top, a yellow box labeled 'CPU' is connected to a green box labeled 'Root Complex'. The 'Root Complex' is connected to a pink box labeled 'Memory' and a blue box labeled 'South Bridge'. The 'South Bridge' is connected to four yellow boxes: 'USB', 'GbE', 'HDD', and 'PCI'. The 'Root Complex' is also connected to three red boxes: 'PEX 8524', 'PEX 8111', and 'PEX 8114'. The 'PEX 8524' box is connected to two 'PCI > EXPRESS' devices (grey boxes) with a red line labeled 'x8'. The 'PEX 8111' box is connected to one 'PCI' device (grey box) with a red line labeled 'x1'. The 'PEX 8114' box is connected to two 'PCI < X' devices (grey boxes) with a red line labeled 'x4'. The 'PEX 8114' box is also connected to a 'PCI >' device (grey box) with a red line labeled 'x1'. The 'Root Complex' is connected to the 'PEX 8524', 'PEX 8111', and 'PEX 8114' boxes with red lines labeled 'x8', 'x1', and 'x4' respectively.

PCI Express Port Expansion

The diagram illustrates the system architecture. At the top, a stack of yellow boxes represents the CPU, connected to a green North Bridge. The North Bridge is connected to a purple Memory block and a blue South Bridge. A red line representing an x8 link connects the North Bridge to a red PEX 8524 switch. This switch is connected to four SATA drives (labeled x4) and two PEX 8111 switches (labeled x2). The PEX 8111 switches are connected to two PEX 8114 switches (labeled x4). The PEX 8114 switches are connected to a PEX 8524 switch (labeled x4). The PEX 8524 switch is connected to four SATA drives (labeled x4) and two PEX 8111 switches (labeled x2). The South Bridge is connected to USB, GbE, HDD, and PCI.

Figure 7. PCIe Port Expansion

Software Usage Model

From a system model viewpoint, each PCI Express port is a virtual PCI to PCI bridge device and has its own set of PCI Express configuration registers. It is through the upstream port that the BIOS or host can configure the other ports using standard PCI enumeration. The virtual PCI to PCI bridges within the PEX 8524 are compliant to the PCI and PCI Express system models. The Configuration Space Registers (CSRs) in a virtual primary/secondary PCI to PCI bridge are accessible by type 0 configuration cycles through the virtual primary bus interface (matching bus number, device number, and function number).

Development Tools

PLX offers hardware and software tools to enable rapid customer design activity. These tools consist of a hardware module (PEX 8524RDK), hardware documentation, and a Software Development Kit (SDK).




Figure 8. PEX 8524RDK

Interrupt Sources/Events

The ExpressLane PEX 8524 switch supports the INTx interrupt message type (compatible with PCI 2.3 Interrupt signals) or Message Signaled Interrupts (MSI) when enabled. Interrupts/messages are generated by PEX 8524 for hot plug events, doorbell interrupts, baseline error reporting, and advanced error reporting.


ExpressLane PEX 8524RDK

The RDK hardware module includes the PEX 8524 with one x8 upstream port, one x8 downstream port, and two x4 downstream ports. The upstream port uses a x8 PCI Express edge connector. PLX offers adapters (x4 and x1) which can be used to plug the RDK in smaller slots. The PEX 8524RDK hardware module can be installed in a motherboard, used as a riser card, or configured as a bench-top board. The PEX 8524RDK can be used to test and validate customer software. Additionally, it can be used as an evaluation vehicle for PEX 8524 features and benefits.

SDK

The SDK tool set includes:

- Linux & Windows drivers
- C/C++ Source code, Objects, libraries
- User's Guides & Application examples



Product Ordering Information

PLX Technology, Inc.
870 Maude Ave.
Sunnyvale, CA 94085 USA
Tel: 1-800-759-3735
Tel: 1-408-774-9060
Fax: 1-408-774-2169
Email: info@plxtech.com
Web Site: www.plxtech.com

Part Number	Description
PEX8524-BC25BI	24-Lane, 6-Port PCIe Switch, 644-ball PBGA 31x31mm ² package
PEX8524-BC25BI G	24-Lane, 6-Port PCIe Switch, 644-ball PBGA 31x31mm ² package, Pb-free
PEX 8524-BC RDK	PEX 8524 Rapid Development Kit with x8 Edge Connector
x4 Adapter	PCI Express x16 to x4 Adapter
x1 Adapter	PCI Express x16 to x1 Adapter

Please visit the PLX Web site at <http://www.plxtech.com> or contact PLX sales at 408-774-9060 for sampling.

© 2006 PLX Technology, Inc. All rights reserved. PLX and the PLX logo are registered trademarks of PLX Technology, Inc. ExpressLane is a trademark of PLX Technology, Inc., which may be registered in some jurisdiction. All other product names that appear in this material are for identification purposes only and are acknowledged to be trademarks or registered trademarks of their respective companies. Information supplied by PLX is believed to be accurate and reliable, but PLX Technology, Inc. assumes no responsibility for any errors that may appear in this material. PLX Technology, Inc. reserves the right, without notice, to make changes in product design or specification.