



## 256K ' 8 ELECTRICALLY ERASABLE EPROM


### GENERAL DESCRIPTION

The W27C02 is a high speed, low power consumption Electrically Erasable and Programmable Read Only Memory organized as 262,144 x 8 bits. It requires only one supply in the range of 5.0V  $\pm$ 5% in normal read mode. The W27C02 provides an electrical chip erase function.


### FEATURES

- Single power supply voltage: 5.0V  $\pm$ 5%
- High speed access time: 70 nS (max.)
- Read operating current: 30 mA (max.)
- Erase/Programming operating current: 30 mA (max.)
- Standby current: 20  $\mu$ A (max.)
- +12V erase/programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 32-pin 600 mil DIP, 32-lead PLCC and 32-lead STSOP

### PIN CONFIGURATIONS



### BLOCK DIAGRAM



### PIN DESCRIPTION

| SYMBOL   | DESCRIPTION                  |
|----------|------------------------------|
| A1 – A17 | Address Inputs               |
| Q0 – Q7  | Data Inputs/Outputs          |
| #CE      | Chip Enable                  |
| #OE      | Output Enable                |
| #PGM     | Program Enable               |
| VPP      | Program/Erase Supply Voltage |
| VDD      | Power Supply                 |
| Vss      | Ground                       |
| NC       | No Connection                |



## FUNCTIONAL DESCRIPTION

### Read Mode

Like conventional UVEPROMs, the W27C02 has two control functions and both of these produce data at the outputs.

#CE is for power control and chip select. #OE controls the output buffer to gate data to the output pins. When addresses are stable, the address access time (TACC) is equal to the delay from #CE to output (TCE), and data are available at the outputs TOE after the falling edge of #OE, if TACC and TCE timings are met.

### Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27C02 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

There are two ways to enter Erase mode. One is to raise VPP to VPE (12V), VDD = VCE (5.0V), #CE low, #OE high, A9 = VHH (12V), and all other address pins are kept at fixed low or high. Pulsing #PGM low starts the erase operation. The other way is somewhat like flash, by programming two consecutive commands into the device and then enter Erase mode. The two commands are loading Data = AA(hex) to Addr. = 5555(hex) and Data = 10(hex) to Addr. = 2AAA(hex). Be careful to note that the #PGM pulse widths of these two commands are different: One is 100  $\mu$ S, while the other is 100 mS. Please refer to the Smart Erase Algorithm 1 & 2.

### Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode automatically ensures a substantial erase margin. This mode will be entered after the erase operation if VDD = VPE (5.0V), #CE low, and #OE low, #PGM high.

### Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when VPP is raised to VPP (12V), VDD = VCP (5.0V), #CE low, #OE high, the address pins equal the desired addresses, and the input pins equal the desired inputs. Pulsing #PGM low starts the programming operation.

### Program Verify Mode

All of the bytes in the chip must be verified to check whether they have been successfully programmed with the desired data or not. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if VPP = VPP (12V), #CE low, #OE low, and #PGM high.

### Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When #CE high, erasing or programming of non-target chips is inhibited, so that except for the #CE, the W27C02 may have common inputs.



## Standby Mode

The standby mode significantly reduces VDD current. This mode is entered when #CE high. In standby mode, all outputs are in a high impedance state, independent of #OE and #PGM.

## Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27C02 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

## System Considerations

EPROM power switching characteristics require careful device decoupling. System designers are concerned with three supply current issues: standby current levels (ISB), active current levels (ICC), and transient current peaks produced by the falling and rising edges of #CE. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1  $\mu$ F ceramic capacitor connected between its VDD and VSS. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a 4.7  $\mu$ F electrolytic capacitor should be placed at the array's power supply connection between VDD and VSS. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

## TABLE OF OPERATING MODES

VDD=5.0V  $\pm$  5%, Vpp = VPE = VHH = 12V, VCP = VPE = VCE = 5.0V, X=VIH or VIL

| MODE                                 | PINS              |     |      |                                       |     |           |     |     |          |
|--------------------------------------|-------------------|-----|------|---------------------------------------|-----|-----------|-----|-----|----------|
|                                      | #CE               | #OE | #PGM | A0                                    | A9  | OTER ADDR | VDD | VPP | OUTPUTS  |
| Read                                 | VIL               | VIL | X    | X                                     | X   | X         | VDD | VDD | DOUT     |
| Output Disable                       | VIL               | VIH | X    | X                                     | X   | X         | VDD | VDD | High Z   |
| Standby (TTL)                        | VIH               | X   | X    | X                                     | X   | X         | VDD | VDD | High Z   |
| Standby (CMOS)                       | VDD<br>$\pm 0.3V$ | X   | X    | X                                     | X   | X         | VDD | VDD | High Z   |
| Program                              | VIL               | VIH | VIL  | X                                     | X   | X         | VCP | VPP | DIN      |
| Program Verify                       | VIL               | VIL | VIH  | X                                     | X   | X         | VCP | VPP | DOUT     |
| Program Inhibit                      | VIH               | X   | X    | X                                     | X   | X         | VCP | VPP | High Z   |
| Erase1                               | VIL               | VIH | VIL  | VIL                                   | VPE |           | VCE | VPE | FF (Hex) |
| Erase2                               | VIL               | VIH | VIL  | First command:<br>Addr. = 5555 (hex)  |     |           | VCE | VCP | AA (Hex) |
|                                      |                   |     |      | Second command:<br>Addr. = 2AAA (hex) |     |           | VCE | VCP | 10 (Hex) |
| Erase Verify                         | VIL               | VIL | VIH  | X                                     | X   | X         | VPE | VPE | DOUT     |
| Erase Inhibit                        | VIH               | X   | X    | X                                     | X   | X         | VCE | VPE | High Z   |
| Product Identifier -<br>Manufacturer | VIL               | VIL | X    | VIL                                   | VHH | X         | VDD | VDD | DA (Hex) |
| Product Identifier -<br>Device       | VIL               | VIL | X    | VIH                                   | VHH | X         | VDD | VDD | 85 (Hex) |



## DC CHARACTERISTICS

### Absolute Maximum Ratings

| PARAMETER                                                              | RATING           | UNIT |
|------------------------------------------------------------------------|------------------|------|
| Operation Temperature                                                  | 0 to +70         | °C   |
| Storage Temperature                                                    | -65 to +125      | °C   |
| Voltage on all Pins with Respect to Ground Except VDD, VPP and A9 Pins | -0.5 to VDD +0.5 | V    |
| Voltage on VDD Pin with Respect to Ground                              | -0.5 to +7.0     | V    |
| Voltage on VPP Pin with Respect to Ground                              | -0.5 to +14.5    | V    |
| Voltage on A9 Pin with Respect to Ground                               | -0.5 to +14.5    | V    |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

### CAPACITANCE

(VDD = 5.0V ±5%, TA = 25° C, f = 1 MHz)

| PARAMETER          | SYMBOL | CONDITIONS | MAX. | UNIT |
|--------------------|--------|------------|------|------|
| Input Capacitance  | CIN    | VIN = 0V   | 6    | pF   |
| Output Capacitance | COUT   | VOUT = 0V  | 12   | pF   |

### READ OPERATION DC CHARACTERISTICS

(VDD = 5.0V ±5%, TA = 0 to 70° C)

| PARAMETER                        | SYM. | CONDITIONS                        | LIMITS   |      |          | UNIT |
|----------------------------------|------|-----------------------------------|----------|------|----------|------|
|                                  |      |                                   | MIN.     | TYP. | MAX.     |      |
| Input Load Current               | ILI  | VIN = 0V to VDD                   | -5       | -    | 5        | μA   |
| Output Leakage Current           | ILO  | VOUT = 0V to VDD                  | -10      | -    | 10       | μA   |
| Standby VDD Current (TTL input)  | ISB  | #CE = VIH                         | -        | -    | 1        | mA   |
| Standby VDD Current (CMOS input) | ISB1 | #CE = VDD ±0.2V                   | -        | -    | 100      | μA   |
| VDD Operating Current            | ICC  | #CE = VIL, IOUT = 0 mA, f = 5 MHz | -        | -    | 30       | mA   |
| VPP Operating Current            | IPP  | VPP = VDD                         | -        | -    | 10       | μA   |
| Input Low Voltage                | VIL  | -                                 | -0.3     | -    | 0.8      | V    |
| Input High Voltage               | VIH  | -                                 | 2.2      | -    | VDD +0.5 | V    |
| Output Low Voltage               | VOL  | IOL = 1.6 mA                      | -        | -    | 0.4      | V    |
| Output High Voltage              | VOH  | IOH = -0.1 mA                     | 2.4      | -    | -        | V    |
| VPP Operating Voltage            | VPP  | -                                 | VDD -0.7 | -    | VDD      | V    |



## Program/Erase DC Characteristics

(T<sub>A</sub> = 25° C, V<sub>DD</sub> = 5.0V ±5%, V<sub>HH</sub> = 12V)

| PARAMETER                                     | SYM.            | CONDITIONS                                                                                       | LIMITS |      |       | UNIT |
|-----------------------------------------------|-----------------|--------------------------------------------------------------------------------------------------|--------|------|-------|------|
|                                               |                 |                                                                                                  | MIN.   | TYP. | MAX.  |      |
| Input Load Current                            | I <sub>LI</sub> | V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>                                             | -10    | -    | 10    | μA   |
| V <sub>DD</sub> Program Current               | I <sub>CP</sub> | #CE = V <sub>IL</sub> , #OE = V <sub>IH</sub> ,<br>#PGM = V <sub>IL</sub>                        | -      | -    | 30    | mA   |
| V <sub>DD</sub> Erase Current                 | I <sub>CE</sub> | #CE = V <sub>IL</sub> , #OE = V <sub>IH</sub> ,<br>#PGM = V <sub>IL</sub> , A9 = V <sub>HH</sub> | -      | -    | 30    | mA   |
| V <sub>PP</sub> Program Current               | I <sub>PP</sub> | #CE = V <sub>IL</sub> , #OE = V <sub>IH</sub> ,<br>#PGM = V <sub>IL</sub>                        | -      | -    | 30    | mA   |
| V <sub>PP</sub> Erase Current                 | I <sub>PE</sub> | #CE = V <sub>IL</sub> , #OE = V <sub>IH</sub> ,<br>#PGM = V <sub>IL</sub> , A9 = V <sub>HH</sub> | -      | -    | 30    | mA   |
| Input Low Voltage                             | V <sub>IL</sub> | -                                                                                                | -0.3   | -    | 0.8   | V    |
| Input High Voltage                            | V <sub>IH</sub> | -                                                                                                | 2.2    | -    | 5.5   | V    |
| Output Low Voltage (Verify)                   | V <sub>OL</sub> | I <sub>OL</sub> = 2.1 mA                                                                         | -      | -    | 0.45  | V    |
| Output High Voltage (Verify)                  | V <sub>OH</sub> | I <sub>OH</sub> = -0.4 mA                                                                        | 2.4    | -    | -     | V    |
| A9 Silicon I.D. Voltage                       | V <sub>ID</sub> | -                                                                                                | 11.5   | 12.0 | 12.5  | V    |
| A9 Erase Voltage                              | V <sub>ID</sub> | -                                                                                                | 11.75  | 12.0 | 14.25 | V    |
| V <sub>PP</sub> Program Voltage               | V <sub>PP</sub> | -                                                                                                | 11.75  | 12.0 | 12.25 | V    |
| V <sub>PP</sub> Erase Voltage                 | V <sub>PE</sub> | -                                                                                                | 11.75  | 12.0 | 14.25 | V    |
| V <sub>DD</sub> Supply Voltage (Program)      | V <sub>CP</sub> | -                                                                                                | 4.5    | 5.0  | 5.5   | V    |
| V <sub>DD</sub> Supply Voltage (Erase)        | V <sub>CE</sub> | -                                                                                                | 4.5    | 5.0  | 5.5   | V    |
| V <sub>DD</sub> Supply Voltage (Erase Verify) | V <sub>PE</sub> | -                                                                                                | -      | 5.0  | -     | V    |


Note: V<sub>DD</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

## AC CHARACTERISTICS

### AC Test Conditions

| PARAMETER                               | CONDITIONS                                                                                   |
|-----------------------------------------|----------------------------------------------------------------------------------------------|
| Input Pulse Levels                      | 0V to 3.0V                                                                                   |
| Input Rise and Fall Times               | 5 nS                                                                                         |
| Input and Output Timing Reference Level | 1.5V/1.5V                                                                                    |
| Output Load                             | CL = 100 pF, IOH/IOL = -0.1 mA/1.6 mA for Read<br>IOH/IOL = -0.4 mA/2.1 mA for Program/Erase |

### AC Test Load and Waveforms





## READ OPERATION AC CHARACTERISTICS

(V<sub>DD</sub> = 5.0V ±5%, T<sub>A</sub> = 0 to 70° C)

| PARAMETER                       | SYM. | MIN. | MAX. | UNIT |
|---------------------------------|------|------|------|------|
| Read Cycle Time                 | TRC  | 70   | -    | nS   |
| Chip Enable Access Time         | TCE  | -    | 70   | nS   |
| Address Access Time             | TACC | -    | 70   | nS   |
| Output Enable Access Time       | TOE  | -    | 30   | nS   |
| #OE High to High-Z Output       | TDF  | -    | 25   | nS   |
| Output Hold from Address Change | TOH  | 0    | -    | nS   |

Note: V<sub>DD</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

## AC PROGRAMMING/ERASE CHARACTERISTICS


(V<sub>DD</sub> = 5.0V ±5%, T<sub>A</sub> = 25° C )

| PARAMETER                         | SYM. | LIMITS |      |      | UNIT |
|-----------------------------------|------|--------|------|------|------|
|                                   |      | MIN.   | TYP. | MAX. |      |
| V <sub>PP</sub> Setup Time        | TVPS | 2.0    | -    | -    | μS   |
| Address Setup Time                | TAS  | 2.0    | -    | -    | μS   |
| Data Setup Time                   | TDS  | 2.0    | -    | -    | μS   |
| #PGM Program Pulse Width          | TPWP | 95     | 100  | 105  | μS   |
| #PGM Erase Pulse Width            | TPWE | 95     | 100  | 105  | mS   |
| Data Hold Time                    | TDH  | 2.0    | -    | -    | μS   |
| #OE Setup Time                    | TOES | 2.0    | -    | -    | μS   |
| Data Valid from #OE               | TOEV | -      | -    | 150  | nS   |
| #OE High to Output High Z         | TDFP | 0      | -    | 130  | nS   |
| Address Hold Time after #PGM High | TAH  | 0      | -    | -    | μS   |
| Address Hold Time (Erase)         | TAHE | 2.0    | -    | -    | μS   |
| #CE Setup Time                    | TCES | 2.0    | -    | -    | μS   |


Note: V<sub>DD</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

## TIMING WAVEFORMS

### AC Read Waveform




### Program Waveform




## Timing Waveforms, Continued


### Erase Waveform 1




### Erase Waveform 2




## SMART PROGRAMMING ALGORITHM



**SMART ERASE ALGORITHM 1**

## SMART ERASE ALGORITHM 2





## ORDERING INFORMATION


| PART NO.   | ACCESS TIME (nS) | POWER SUPPLY CURRENT MAX. (mA) | STANDBY V <sub>DD</sub> CURRENT MAX. (mA) | PACKAGE       |
|------------|------------------|--------------------------------|-------------------------------------------|---------------|
| W27C02-70  | 70               | 30                             | 20                                        | 600 mil DIP   |
| W27C02P-70 | 70               | 30                             | 20                                        | 32-Lead PLCC  |
| W27C02Q-70 | 70               | 30                             | 20                                        | 32-Lead STSOP |

### Notes:

1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

## PACKAGE DIMENSIONS

### 32-pin P-DIP




| Symbol         | Dimension in Inches |       |       | Dimension in mm |       |       |
|----------------|---------------------|-------|-------|-----------------|-------|-------|
|                | Min.                | Nom.  | Max.  | Min.            | Nom.  | Max.  |
| A              | —                   | —     | 0.210 | —               | —     | 5.33  |
| A <sub>1</sub> | 0.010               | —     | —     | 0.25            | —     | —     |
| A <sub>2</sub> | 0.150               | 0.155 | 0.160 | 3.81            | 3.94  | 4.06  |
| B              | 0.016               | 0.018 | 0.022 | 0.41            | 0.46  | 0.56  |
| B <sub>1</sub> | 0.048               | 0.050 | 0.054 | 1.22            | 1.27  | 1.37  |
| C              | 0.008               | 0.010 | 0.014 | 0.20            | 0.25  | 0.36  |
| D              | —                   | 1.650 | 1.660 | —               | 41.91 | 42.16 |
| E              | 0.590               | 0.600 | 0.610 | 14.99           | 15.24 | 15.49 |
| E <sub>1</sub> | 0.540               | 0.550 | 0.555 | 13.84           | 13.97 | 14.10 |
| e <sub>1</sub> | 0.090               | 0.100 | 0.110 | 2.29            | 2.54  | 2.79  |
| L              | 0.120               | 0.130 | 0.140 | 3.05            | 3.30  | 3.56  |
| a              | 0                   | —     | 15    | 0               | —     | 15    |
| e <sub>A</sub> | 0.630               | 0.650 | 0.670 | 16.00           | 16.51 | 17.02 |
| S              | —                   | —     | 0.085 | —               | —     | 2.16  |

#### Notes:

- Dimensions D Max. & S include mold flash tie bar burrs.
- Dimension E<sub>1</sub> does not include interlead flt
- Dimensions D & E<sub>1</sub> include mold mismatch are determined at the mold parting line.
- Dimension B<sub>1</sub> does not include dambar protrusion/intrusion.
- Controlling dimension: Inches.
- General appearance spec. should be based final visual inspection spec.

### 32-Lead PLCC



| Symbol         | Dimension in Inches |       |       | Dimension in mm |       |       |
|----------------|---------------------|-------|-------|-----------------|-------|-------|
|                | Min.                | Nom.  | Max.  | Min.            | Nom.  | Max.  |
| A              | —                   | —     | 0.140 | —               | —     | 3.56  |
| A <sub>1</sub> | 0.020               | —     | —     | 0.50            | —     | —     |
| A <sub>2</sub> | 0.105               | 0.110 | 0.115 | 2.67            | 2.80  | 2.93  |
| b <sub>1</sub> | 0.026               | 0.028 | 0.032 | 0.66            | 0.71  | 0.81  |
| b              | 0.016               | 0.018 | 0.022 | 0.41            | 0.46  | 0.56  |
| C              | 0.008               | 0.010 | 0.014 | 0.20            | 0.25  | 0.35  |
| D              | 0.547               | 0.550 | 0.553 | 13.89           | 13.97 | 14.05 |
| E              | 0.447               | 0.450 | 0.453 | 11.35           | 11.43 | 11.51 |
| E <sub>1</sub> | 0.044               | 0.050 | 0.056 | 1.12            | 1.27  | 1.42  |
| G <sub>D</sub> | 0.490               | 0.510 | 0.530 | 12.45           | 12.95 | 13.46 |
| G <sub>E</sub> | 0.390               | 0.410 | 0.430 | 9.91            | 10.41 | 10.92 |
| H <sub>D</sub> | 0.585               | 0.590 | 0.595 | 14.86           | 14.99 | 15.11 |
| H <sub>E</sub> | 0.485               | 0.490 | 0.495 | 12.32           | 12.45 | 12.57 |
| L              | 0.075               | 0.090 | 0.095 | 1.91            | 2.29  | 2.41  |
| y              | —                   | —     | 0.004 | —               | —     | 0.10  |
| θ              | 0°                  | —     | 10°   | 0°              | —     | 10°   |


#### Notes:

- Dimensions D & E do not include interlead flash.
- Dimension b does not include dambar protrusion/intrusion.
- Controlling dimension: Inches.
- General appearance spec. should be based on final visual inspection spec.



Package Dimensions, continued

### 32-Lead STSOP (8 x 14 mm)





## VERSION HISTORY

| VERSION | DATE          | PAGE | DESCRIPTION                                                        |
|---------|---------------|------|--------------------------------------------------------------------|
| A1      | Nov. 16, 2001 | -    | Initial Issue                                                      |
| A2      | Apr. 11, 2002 | All  | Modify by W27E02 except $V_{DD} = 5.0V \pm 5\%$                    |
|         |               | 5    | Modify by W27E02 except $V_{IH} = 2.2V$ (min.) for read operation. |



### Headquarters

No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5665577  
<http://www.winbond.com.tw/>

### Taipei Office

9F, No.480, Rueiguang Rd.,  
Neihu Chiu, Taipei, 114,  
Taiwan, R.O.C.  
TEL: 886-2-8177-7168  
FAX: 886-2-8751-3579

### Winbond Electronics Corporation America

2727 North First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 1-408-9436666  
FAX: 1-408-5441798

### Winbond Electronics Corporation Japan

7F Daini-ueno BLDG, 3-7-18  
Shinyokohama Kohoku-ku,  
Yokohama, 222-0033  
TEL: 81-45-4781881  
FAX: 81-45-4781800

### Winbond Electronics (Shanghai) Ltd.

27F, 2299 Yan An W. Rd. Shanghai,  
200336 China  
TEL: 86-21-62365999  
FAX: 86-21-62365998

### Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,  
No. 378 Kwun Tong Rd.,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.  
All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.*