











TPS65300-Q1

SLVSBB6F-MARCH 2012-REVISED JULY 2015

TPS65300-Q1 3-MHz Step-Down Regulator and Triple Linear Regulators

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified with the Following Results
 - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C4B
- Input VIN Range 5.6 V to 40 V, With Transients up to 45 V
- All Outputs Support Ceramic Output Capacitors for Stability
- Switch-Mode Regulator With Integrated High-Side Switch
 - Recommended Switch-Mode Frequency Range 2 MHz to 3 MHz
 - Overcurrent Protection and 1.2-A Peak Switch
- One Linear Regulators and Two Linear Regulator Controllers With 0.8-V ±1.5% Reference
- Status Indicator Output of IGN_EN Input
- Soft Start on Ignition (IGN_EN)/Enable Input (EN) Cycle
- External Clock Input for Synchronization
- Programmable Power-On-Reset Delay, Reset-Function Filter Timer for Fast Negative Transients
- Voltage Supervisor for the Following Supplies
 - VREG, 3.3 V, 1.234 V
- Thermal Shutdown Protection for Excessive **Power Dissipation**
- Operating Junction Temperature Range: -40°C to
- Thermally Enhanced 24-Pin HTSSOP or 24-Pin VQFN Package

2 Applications

- Power Supply for TMS570 Microcontrollers
- Power Supply for C28XXX DSP
- General-Purpose Power Supply for Automotive **Applications**
 - Microcontroller and DSP

3 Description

The TPS65300-Q1 power supply is a combination of a single switch-mode buck power supply and three linear regulators. This device is a monolithic highvoltage switching regulator with an integrated 1.2-A peak current switch, 45-V power MOSFET, and one low-voltage linear regulator and two voltage-regulator controllers.

The device has a voltage supervisor which monitors the output of the switch-mode power supply, the 3.3-V linear regulator, and the 1.234-V linear regulator. An external timing capacitor is used to set the power-on delay and the release of the reset output nRST. This reset output is also used to indicate if the switch-mode supply, the 3.3-V linear regulator supply, or the 1.234-V linear regulator supply is outside the set limits. The 5-V regulator tracks the 3.3-V linear regulator within the specified limits.

The TPS65300-Q1 device has a switching frequency range from 2 MHz to 3 MHz, allowing the use of lowprofile inductors and low-value input and output ceramic capacitors. External loop compensation gives the user the flexibility to optimize the converter response for the appropriate operating conditions.

This device has built-in protection features such as soft start on IGN_EN ON or enables cycle, pulse-bypulse current-limit, thermal sensing, and shutdown because of excessive power dissipation.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TD065200 O4	HTSSOP (24)	7.80 mm × 4.40 mm
TPS65300-Q1	VQFN (24)	5.00 mm × 4.00 mm

Typical Application Schematic






Table of Contents

1	Features 1		7.2 Functional Block Diagram	10
2	Applications 1		7.3 Feature Description	11
3	Description 1		7.4 Device Functional Modes	15
4	Revision History2	8	Application and Implementation	17
5	Pin Configuration and Functions		8.1 Application Information	17
6	Specifications4		8.2 Typical Application	17
•	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	26
	6.2 ESD Ratings	10	Layout	26
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	26
	6.4 Thermal Information		10.2 Layout Example	
	6.5 DC Characteristics 5	11	Device and Documentation Support	
	6.6 Timing Requirements		11.1 Device Support	
	6.7 Switching Characteristics		11.2 Documentation Support	28
	6.8 Typical Characteristics		11.3 Community Resource	
	6.9 5-V Linear Regulator (5V _O)		11.4 Trademarks	28
	6.10 3.3-V Linear Regulator Controller (3.3V _O)		11.5 Electrostatic Discharge Caution	28
	6.11 1.234-V Linear Regulator Controller (1.2V _O) 9		11.6 Glossary	28
7	Detailed Description 10 7.1 Overview 10	12	Mechanical, Packaging, and Orderable Information	28
	7.7			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision E (March 2014) to Revision F	Page
•	Changed the word terminal back to pin throughout the document	3
•	Changed the MIN, TYP, and MAX values for the 1.2VSENSE output voltage in the Electrical Characteristics table	6
•	Changed the y-axis intervals for the 1.2VSENSE vs Temperature graph	9


C	hanges from Revision C (April 2013) to Revision D	Page
•	Changed V _{IH} max limit from 4 to 3.6 V in <i>DC Characteristics</i> table	
•	Added 3.7 V condition and values to Input High I _{IH} parameter in <i>DC Characteristics</i> table	!
•	Changed I _{Charge} unit from V to µA in <i>DC Characteristics</i> table	(
	Changed internal resistor limit text in <i>Ignition Enable Input, IGN_EN</i> pin description	

Submit Documentation Feedback




5 Pin Configuration and Functions

RHF Package 24-Pin VQFN With Exposed Thermal Pad Top View



PWP Package 24-Pin HTSSOP With PowerPAD™ Top View



Pin Functions

PIN																				
	NO.								NO.										1/0	DESCRIPTION
NAME	PWP	RHF																		
1.2VDRIVE	17	15	0	Output current source to drive the base of an external bipolar transistor to regulate the 1.234-V supply																
NAME NO. I/O PWP RHF 1.2VDRIVE 17 15 O Outp 1.2VSENSE 16 14 I Volta 3.3VDRIVE 19 17 O Outp 3.3VSENSE 18 16 I Volta			ı	Voltage node of 1.234-V supply																
3.3VDRIVE	19	17	0	Output current source to drive the base of an external bipolar transistor to regulate the 3.3-V supply																
3.3VSENSE	18	16	I	Voltage node of 3.3-V supply																
5V	10	8	0	External capacitor to ground for stability of regulated output																
BOOT	3	1	0	External bootstrap capacitor connected to PH (pin 1) to drive gate of internal switching FET																
BOOT_LDO	6	4	0	External capacitor connected to ground for stability of internal regulator																
COMP	14	12	0	Error amplifier output to connect external compensation components																
DELAY	21	19	0	External capacitor to ground to program the power-on-reset delay																
EN	9	7	I	A high logic-level input signal to enable and low signal to disable device. Internally pulled down to ground																
GND	12	10	0	Ground pin, must be electrically connected to exposed pad on PCB for proper thermal performance																
IGN_EN	5	3	I	I Ignition input (high-voltage tolerant) internally pulls to ground. Must be externally pulled up to enable																
IGN_ST	11	9	0	Active-low, open-drain ignition input indicator, output connected to external bias voltage through a resistor. Asserted high after ignition input is high																
NO	7	5																		
NC	13	11	_	Connect to ground																
nRST	23	21	0	Active-low, open-drain reset output connected to external bias voltage through a resistor. This output is asserted high after the preregulator, 3.3-V, and 1.234-V regulator outputs are regulating and the delay timer has expired. Also, output is asserted low if any one of these three supplies is out of the set regulation, this threshold is internally set.																
PGND	24	22	0	Power ground pin, must be electrically connected to exposed pad on PCB for proper thermal performance																
PH	1	23	0	Source of internal switching FET																
RT/CLK	8	6	I/O	External resistor connected ground to program the internal oscillator. Alternative option is to feed an external clock to provide reference for switching frequency.																
SS	20	18	0	External capacitor to ground to program soft-start time																
VIN	4	2	ı	Unregulated input voltage supply. Pins 2 and 4 must be connected together externally.																
VIN_D	2	24	I	Drain input for internal high-side MOSFET. Pins 2 and 4 must be connected together externally.																
VREG	22	20	I	Buck converter output. Integrated internal low-side FET to load output during startup or limit voltage overshoot																
VSENSE	15	13	I	Inverting node of error amplifier for voltage-mode control of preregulated supply																
Thermal pad			_	Electrically connect to ground and solder to ground plane of PCB for thermal efficiency																

Product Folder Links: TPS65300-Q1



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VIN, VIN_D	-0.3	45	V
Buck regulator	BOOT	-0.3	50	V
	PH	-1 -2 for 30 ns	45	V
	VSENSE	-0.3	5.5	V
Control	IGN_EN	-0.3	45	V
Control	EN, 3.3VSENSE, 1.2VSENSE, RT/CLK, VREG	-0.3	5.5	V
	3.3VDRIVE, 1.2VDRIVE	-0.3	8	V
Out mut	nRST, IGN_ST	-0.3	5.5	V
Output	DELAY, COMP	-0.3	7	V
	BOOT_LDO, 5V	-0.3	9	V
Operating junction ter	mperature, T _J	-40	150	°C
Storage temperature, Maximum Ratings tab	T _{stg} Moved the storage temperature and ESD ratings out of the <i>Absolute</i> ole and into the new <i>Handling Ratings</i> table	-55	165	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾		±2000	
V _(EOD)	Charged-device model (CDM), per AEC Q100-011	All pins	±500	V
V _(ESD)		Corner pins (1, 12, 13, and 24)	±750	·

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
VIN, VIN_D	5.6	40	V
BOOT	5.6	48	V
PH	-1	40	V
IGN_EN	0	40	V
EN, VSENSE, 3.3VSENSE, 1.2VSENSE, RT/CLK, nRST, IGN_ST	0	5.25	V
VREG, 3.3VDRIVE, 1.2VDRIVE	0	7.5	V
SS, DELAY, COMP	0	6.5	V
BOOT_LDO	0	8.1	V
Operating ambient temperature range, T _A	-40	125	°C

Product Folder Links: TPS65300-Q1



6.4 Thermal Information

		TPS65300-Q1			
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	RHF (VQFN)	UNIT	
		24 PINS	24 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33.6	30.3	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	16.6	30.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	14.5	8.7	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.4	0.3	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	14.3	8.8	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1.3	1.6	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 DC Characteristics

VIN = 6 V to 27 V, IGN_EN = VIN, T_{J-Max} = 150°C, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN, VIN	_D (Input Power Supply)				,	
VIN, VIN_D	Supply voltage on VIN, line	Normal mode, after initial start-up	5.6	14	40	V
Iq _{-Normal}	Current normal mode	Open-loop test		4.57		mA
I _{SD VIN}	Chart deares	IGN = 0 V, VIN = 12 V, T _A = -40°C to 125°C		2.2	15	
I _{SD VIND}	Shut down	IGN = 0 V, VIN = 12 V, T _A = -40°C to 125°C		2.2	15	μA
IGN_EN	(Ignition Input)					
V _{IGN_EN}	Input voltage range	Input into IGN_EN pin		14	40	V
V _{IH}	Input high	Enable device to be ON (rising signal)		3.16	3.6	V
V _{IL}	Input low	Enable device to be OFF (falling signal)	2.2	3.03		V
1	lanut high	Enable device to be ON, V _{IGN_EN} = 18 V		23.7	50	
I _{IH}	Input high	Enable device to be ON, V _{IGN_EN} = 3.7 V		4	7	μA
EN (Log	ic Level Enable)				·	
V _{IH}	Input high	Enable device to be ON (rising signal)		1.7	2.3	V
V _{IL}	Input low	Enable device to be OFF (falling signal)	0.7	1.53		V
Switch-N	Mode Output 5.3 V					
VREG	Regulator output internal resistor network	Fixed output based on internal resistor network	5.178	5.3	5.542	٧
Co	Output capacitor for 5.3 V	ESR = $0.001~\Omega$ to $100~m\Omega$; large output capacitance may be required for load transients	10			μF
r _{ds(on)}	Internal switch resistance	Measured across VIN_D and PH pins, I _{VREG} = 1 A		0.3		Ω
I _{O-CL}	Switch current-limit	VIN = 12 V	1.2	2	3	Α
VSENSE	(Internal Reference Voltage)					
VREG re	ef Internal reference voltage		1.954	2	2.046	V
SS (Soft	-Start Timer for Switch-Mode Conve	erter)			·	
I _{SS}	Soft-start source current	Css = 0.001 µF to 0.01 µF	40	50	60	μΑ
IGN_ST	(Ignition Input Status)					
V _{OL}	Output low	Output asserted low when IGN_EN < 2.2 V, I _{OL} = 1 mA		0.056	0.4	V
I _{IH}	Leakage test	IGN_ST = 5 V		0.05	2	μΑ
5V (5-V I	Linear Regulator)	·	-	-	· 	
5Vo	Output voltage	I _O = 1 mA, VREG = 5.3 V	4.9	5	5.1	V
$\Delta V_{O ext{-Line}}$	Line regulation	5.15 V < VREG < 5.45 V, I _O = 1 mA, VIN = 12 V		10	20	mV

Copyright © 2012–2015, Texas Instruments Incorporated



DC Characteristics (continued)

 $VIN = 6 \text{ V to } 27 \text{ V}, IGN_EN = VIN, T_{J-Max} = 150^{\circ}C, unless otherwise noted$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{O ext{-Load}}$	Load regulation	1 mA < I _O < 200 mA, VREG = 5.3 V, VIN = 12 V		10	30	mV
V _{DO}	Dropout voltage	I_{O} = 150 mA, measure VREG when $V_{O}(nom)$ – 0.1 V, then V_{DO} = VREG – (5V $_{O}$ – 0.1) V, VREG > 5 V		0.15	0.26	V
I _{5V-CL}	Current-limit	$5V_O = 0.8 \times 5V_O $ (nominal)	350	1080		mA
Co	Output capacitor	ESR = 0.001 Ω to 2 Ω . Larger output capacitance may be required for load transients.	1	2.2	10	μF
PSRR	Power-supply rejection ratio	f = 100 Hz, VREG = 5.3 V, I_{O} = 100 mA, VIN = 12 V	45	60	75	dB
3.3-V Line	ear Regulator Controller (3.3VSENS	Ε)				
3.3V _O	Output voltage	Io = 5 mA, Vnpn_power input = 5.3 V	3.234	3.3	3.366	V
$\Delta 3.3 V_{O-}$ Line	Line regulation	3.8 V < Vnpn_power input < 7 V (with nRST not triggered)		1	10	mV
$\Delta 3.3 V_{O-}$ Load	Load regulation	5 mA < I _O < 550 mA		7.5	30	mV
Co	Output capacitor for 3.3 V	ESR = 0.001 Ω to 2 Ω . Large output capacitance may be required for load transients.	1	4.7	10	μF
PSRR	Power-supply rejection ratio	$f = 100 \text{ Hz}, \text{ VREG} = 5.3 \text{ V}, \text{ I}_{\text{O}} = 200 \text{ mA}, \text{ VIN} = 12 \text{ V}$	45	60	75	dB
3.3VDRIV	E (Ex. Switch Control Output)					
I _{OH}	Base drive current. NPN turn ON	3.3VDRIVE - 3.3VSENSE = 1 V	10	28	50	mA
I _{OL}	NPN turn off	3.3VDRIVE – 3.3VSENSE at 0.2V	0.1	0.412		mA
1.2-V Line	ear Regulator Controller (1.2VSENS	E)			<u> </u>	
1.2V _O	Output voltage	Io = 5 mA, Vnpn_power input = 5.3 V	1.209	1.234	1.259	V
Δ1.2V _O -	Line regulation	3.25 V < Vnpn_power input < 7 V (with nRST not triggered)		1	10	mV
Δ1.2V _O -	Load regulation	5 mA < I _O < 350 mA		5	15	mV
Co	Output capacitor for 1.2 V	ESR = 0.001 Ω to 100 m Ω . Large output capacitance may be required for load transients.	8	10	12	μF
PSRR	Power-supply rejection ratio	f = 100 Hz, VREG = 6 V, I _O = 200 mA, VIN = 12 V	45	60	75	dB
1.2VDRIV	E (Ex. Switch Control Output)					
I _{OH}	Base drive current. NPN turn ON	1.2VDRIVE – 1.2VSENSE = 1 V	10	27	50	mA
I _{OL}	NPN turn off	1.2VDRIVE – 1.2VSENSE at 0.2 V	0.1	0.47		mA
DELAY (P	Power-On-Reset Delay)					
V _{Threshold}	Threshold voltage	Threshold to release nRST high	1.3	2.05	2.6	V
I _{Charge}	Capacitor charging current		1.4	2	2.6	μΑ
nRST (Re	set Indicator)					
V _{OL}	Output low	Reset asserted due to falling VREG or 3.3V _O or 1.2V _O output voltages, I _{OL} = 1 mA	0	0.16	0.4	V
	Trigger nRST for VREG output		0.87	0.9	0.93	VREG
V _{TH_VREG}	Trigger nRST for 3.3V _O	VREG ramp down	0.9	0.93	0.96	3.3 V _O
	Trigger nRST for 1.2V _O		0.9	0.93	0.96	1.2 V _O
I _{IH}	Leakage test	Reset = 5 V		0.07	2	μA
	Oscillator Setting of External Clock	-				-
V _{IH}	Input high				2.3	V

Submit Documentation Feedback



6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
Switch-M	ode Output 5.3 V				
t _{ON-min}	Minimum ON time		40		ns
D _{max}	Maximum duty cycle		97%		

6.7 Switching Characteristics


VIN = 6 V to 27 V, IGN_EN = VIN, T_{I-Max} = 150°C, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
5V (5-V L	inear Regulator)					
V _{soft-start}	Soft start on enable cycle	$5V_O = 0 V$ (initially) with fsw = 2.5 MHz		13		ms
3.3-V Line	ear Regulator Controller (3.3VSENSE)					
t _{ss} Soft-start time		$3.3V_O = 0 V$ (initially) with fsw = 2.5 MHz		12.3		ms
1.2-V Line	ear Regulator Controller (1.2VSENSE)					
t _{ss}	Soft-start time	$1.2V_O = 0 V$ (initially) with fsw= 2.5 MHz		8.5		ms
nRST (Re	set Indicator)					
t _{nRSTdly}	Filter time	Delay before nRST is asserted low		11		μs
RT/CLK (Oscillator Setting of External Clock In	put)				
	Switching freq using RT mode		2		3	MHz
fsw	Switching freq using CLK mode		2		3	MHz
	Minimum clock input pulse duration			40		ns
	Internal oscillator frequency	Switching frequency tolerance for clock	-14%		14%	
	External clock input	Switching frequency tolerance for clock	-20%		10%	


Product Folder Links: TPS65300-Q1



6.8 Typical Characteristics




6.9 5-V Linear Regulator (5V_o)




Submit Documentation Feedback



6.10 3.3-V Linear Regulator Controller (3.3V_o)



6.11 1.234-V Linear Regulator Controller (1.2V_o)





7 Detailed Description

7.1 Overview

The device integrates an asynchronous switch-mode power-supply converter with a internal FET that converts the input battery voltage to a 5.3-V pre-regulator output. This 5.3-V output supplies the other regulators. The frequency range is from 2 MHz to 3 MHz, allowing the use of low-profile inductors and low value input and output capacitors. External loop compensation provides flexibility which optimizes the converter response for the appropriate operating condition.

A fixed 5-V linear regulator with an internal FET is integrated as an external peripheral supply. A fixed 3.3-V linear regulator controller with external bi-polar transistor is used for an IO supply, for example. A fixed 1.234-V linear regulator controller with external bi-polar transistor is used for a CPU Core supply, for example. The device has a voltage supervisor which monitors the output of the switch-mode power supply, the 3.3-V linear regulator, and the 1.234-V linear regulator.

An external timing capacitor sets the power-on delay and the release of the reset output nRST. This reset output is also used to indicate if the switch-mode supply, the 3.3-V linear regulator supply, or the 1.234-V linear regulator supply is outside the set limits. The 5-V regulator tracks the 3.3-V linear regulator within the specified limits.

7.2 Functional Block Diagram




Figure 11. Internal Functional Blocks

Submit Documentation Feedback



7.3 Feature Description

7.3.1 Detailed Pin Descriptions

- **Buck Supply, VIN_D** The buck supply is an input power source for the internal high-side MOSFET of the switch-mode power supply.
- **Phase Node for Buck Regulator, PH** This pin provides the floating voltage reference for the internal drive circuitry.
- **Bootstrap, BOOT** The ceramic capacitor on this pin acts a as a voltage supply for the internal high-side MOSFET gate-drive circuitry. The capacitor connects between the BOOT and PH pins. Operating with a duty cycle of 100% automatically reduces the duty cycle to approximately 95% on every fifth cycle to allow this capacitor to recharge.
- **Voltage-Sense Node, VSENSE** An internal resistor between VREG and this pin and another internal resistor between this pin and ground form the voltage-sense network. This pin is the inverting input for the error amplifier of the control loop. This input is compared to an internal reference of 2 V for the control circuitry.
- **Error Amplifier Output, COMP** The error amplifier output forms a compensation network for the voltage mode control topology. The amplifier changes state with increase in voltage output on this pin.
- **Internal Regulated Boot Supply, BOOT_LDO** The internally regulated supply acts as a refresh power source for the bootstrap capacitor every switching cycle. An external capacitor to ground is needed to stabilize the voltage source.
- Clock Pulse, RT/CLK A resistor to ground on this pin sets the buck converter switching frequency.

 Alternatively, an external clock input on this pin overrides the internal free-running clock (default value) by detecting positive edges of consecutive pulses and synchronizing to the external input signal. If the external clock input is removed, the system synchronizes to the internal clock signal of 2.2 MHz.
- Output Voltage, VREG This pin represents the buck (step-down) output voltage VREG of the converter. The output voltage of the buck-mode regulator is fixed at 5.3 V. This output requires a ceramic capacitor (4.7 μF to 10 μF range).
- **Ignition Enable Input, IGN_EN** The IGN_EN pin acts as an enable/disable input to activate the step-down power-supply output. The input is high-voltage tolerant up to 45 V. An internal resistor limits current into this pin for such high input voltage.
- **Logic Level Enable Input, EN** The EN pin is a logic-level disable input to all outputs when IGN_EN is low and all outputs are active.
- **Regulated Output, 5V** This pin is the regulated output and requires a low-ESR ceramic capacitor to ground for loop stabilization. This capacitor must be placed close to the pin of the IC. The output requires larger capacitance to compensate for wide load transient steps.
- **Power-On Delay, DELAY** A capacitor on this pin sets the desired delay time. The output of this pin provides a source current to charge the external capacitor once the VREG, 3.3 V and 1.234 V supplies have all exceeded the internally set threshold (0.9 × their respective regulated supply values).
- **3.3-V Drive Output, 3.3VDRIVE** This pin provides an output to drive an external bipolar transistor (BJT) for the 3.3 V supply. The output is protected by current limiting of both the source and sink capabilities.
- **3.3-V Voltage Sense, 3.3VSENSE** This pin is the voltage node of 3.3 V supply. Voltage of approximately 1.65 V on this pin initiates a current foldback during shorts on the regulated output.
- **1.2-V Drive Output, 1.2VDRIVE** This pin provides an output to drive an external bipolar transistor (BJT) for the 1.234 V supply. The output is protected by current limiting of both the source and sink capabilities.
- **1.2-V Voltage Sense, 1.2VSENSE** This pin is the voltage node of 1.234 V supply. Voltage of approximately 0.6 V on this pin initiates a current foldback during shorts on the regulated output.
- **Soft Start, SS** A ceramic capacitor is connected from this pin to ground to set a soft-start timer for the buck regulator supply. There is an internal pullup current source of 50 μ A typical, which is activated on IGN_EN to charge the external capacitor on the SS pin.

Copyright © 2012–2015, Texas Instruments Incorporated



Input Voltage, VIN The VIN pin is the input power source for the device. This pin must be externally protected against voltage levels greater than 45 V and against a reversed battery. This input line requires a filter capacitor to minimize noise. Additionally, for EMI considerations, an input filter inductor may also be required.

Reset Indicator, nRST The nRST pin is an open-drain output. The power-on reset output is asserted low until the output voltages on the VREG, 3.3 V, and 1.234 V supplies exceed their set thresholds and the power-on delay timer has expired. Additionally, whenever the IGN_EN and EN_LIN_REG pins are low or open, nRST is immediately asserted low regardless of the output voltage. If a thermal shutdown occurs due to excessive thermal, conditions this pin is asserted low.

Ignition Input Status, IGN_ST The IGN_ST pin is an open-drain output. This output indicates whether input signal IGN_EN is present. Additionally, whenever the IGN pin is low or open, IGN_ST is immediately asserted low.

Power Ground, PGND Power ground pin, which is internally connected to the exposed thermal pad.

Ground, GND Signal ground pin, which is internally connected to the exposed thermal pad.

7.3.2 Buck Converter

7.3.2.1 PWM Operation

The switch-mode power supply (SMPS) operates in a fixed-frequency adaptive on-time control pulse-width modulation (PWM). The switching frequency is set by an external resistor or synchronized with an external clock input. The internal N-channel MOSFET is turned on (SET) at the beginning of each cycle. This MOSFET is turned off (RESET) when the PWM comparator resets the latch. When the high external FET is turned OFF, the external Schottky diode recirculates the energy stored in the inductor for the remainder of the switching period.

The external bootstrap capacitor acts as a voltage supply for the internal high side MOSFET. This capacitor is recharged on every recirculation cycle (when the internal high-side MOSFET is turned OFF). In the case of commanding 100% duty cycle for the internal high side MOSFET, the device automatically reverts to 87% to allow the bootstrap capacitor to recharge.

7.3.2.2 Voltage-Mode Control Loop

The voltage-mode control monitors the set output voltage and processes the signal to control the internal MOSFET. A voltage feedback signal is compared to a constant ramp waveform, resulting in a PWM modulation pulse. An input line-voltage feedforward technique is incorporated to compensate for changes in the input voltage and ensures the output voltage is stable by adjusting the ramp waveform for the correct duty cycle. The internal MOSFET is protected from excess power dissipation with a current-limit and frequency foldback circuitry during an output-to-ground short-circuit event.

A combination of internal and external components forms a compensation network to ensure error-amplifier gain does not cause instability because of input voltage changes or load perturbations.

7.3.2.3 Output Voltage 5.3 V (VREG)

The output voltage VREG is generated by the converter supplied from the battery voltage VIN and the external components (L, C). The output is sensed through an internal resistor divider and compared with an internal reference voltage.

This output requires larger output capacitors (4.7-µF to 10-µF range) to ensure that during load transients the output does not drop below the reset threshold for a period longer than the reset deglitch filter time.

An internal load is enabled for a short period when the following occurs:

- A start-up condition occurs, that is, during power up or when IGN_EN or EN is toggled.
- An overvoltage condition exists on this output.

Submit Documentation Feedback



7.3.2.4 Switching Frequency (RT/CLK)

The oscillator frequency of the buck regulator is selectable by means of a resistor placed at the RT/CLK pin to ground. The switching frequency (f_{SW}) can be set in the range 2 MHz to 3 MHz in this resistor mode. Alternatively, if there is an external clock input signal, the internal oscillator synchronizes to this signal within 10 μ s.

The Equation 1 calculates the value of resistor (RT) for the required switching frequency f_{SW}.

$$RT = \frac{98.4 \times 10^9}{f_{SW}} \quad (Ohms) \tag{1}$$

7.3.2.5 Boost Capacitor (BOOT)

This capacitor provides the gate-drive voltage for the internal MOSFET switch. X7R and X5R grade dielectrics are recommended because of their stable values over temperature. Selecting a lower value of boost capacitor for low-Vreg, high-frequency, or both types of applications, or selecting a higher value for high-Vreg, low-frequency, or both types of applications (for example, 100 nF for 500 kHz/5 V and 220 nF for 500 kHz/8 V) may be necessary. In general, a 0.1-µF capacitor is used for the boot capacitor.

7.3.2.6 Soft Start (SS)

To limit the start-up inrush current for the switch-mode supply, an internal soft-start circuit is used to ramp up the reference voltage from 0 V to the final value of 0.8 V. The regulator uses the internal reference or the SS-pin voltage as the power-supply reference voltage to regulate the output accordingly. Use Equation 2 to calculate the soft-start timing.

Time
$$(t_{SS}) = \frac{C \times 0.8 \text{ V}}{50 \times 10^{-6}}$$

where

7.3.2.7 Power-On Delay (DELAY)

The power-on delay function delays the release of the nRST line. The method of operation is to detect when all VREG (5.3-V), 3.3-V, and 1.234-V power-supply outputs are above 90% (typical) of the set value. This detection then triggers a current source to charge the external capacitor on the DELAY pin. When this capacitor is charged to approximately 2 V, the nRST line is asserted high. The delay time is calculated using Equation 3.

$$t_{DELAY} = \frac{2 \; V \times C}{2 \; \mu A}$$

where

• C = capacitor on DELAY pin.

Example: For a 20-ms delay,
$$C = 20 \text{ nF}$$
. (3)

7.3.2.8 Reset (nRST)

The nRST pin is an open-drain output. The power-on reset signal is a voltage-supervisor output to indicate the output voltages on VREG (5.3 V), 3.3 V, and 1.234 V are within the specified tolerance of the set regulated voltages. Additionally, whenever both the IGN_EN and EN pins are low or open, the nRST pin is immediately asserted low regardless of the output voltage. If a thermal shutdown occurs because of excessive thermal conditions, this pin is asserted low.

Conversely on power down, when the VREG or 3.3-V or 1.234-V output voltage falls below 90% of the respective set threshold, the nRST pin is pulled low after a de-glitch filter delay of approximately 15 μ s (maximum). This feature is implemented to prevent nRST from being invoked because of noise on the output supplies.


Copyright © 2012–2015, Texas Instruments Incorporated



7.3.2.9 Thermal Shutdown

This device has independent two thermal sensing circuits for the VREG (5.3 V), 5-V regulators; if either one of these circuits detects the power FET junction temperature to be greater than the set threshold, that particular output-power switch is turned OFF. The appropriate FET turns back ON once it is allowed to cool sufficiently. The thermal sensing and shutdown circuitry is only activated when nRST is high.

7.3.2.10 Reset Function



On power up, ALL three regulated supplies, VREG, 3.3 V, and 1.234 V, must be more than 90% of their respective values before the delay timer capacitor on the DELAY pin can start charging.

On power down, if any one of the three regulated supplies, VREG, 3.3 V, or 1.234 V, drops below 90% of its value, nRST is asserted low after a small deglitch filter time. Once nRST is asserted low, it can only go high again after ALL three supplies are above the 90% value and the DELAY pin voltage is higher than 2 V.

Figure 12. Reset Function

Product Folder Links: TPS65300-Q1



7.3.3 Linear Regulators

7.3.3.1 Fixed Linear Regulator Output (5.3 V)

This linear regulator is a fixed, regulated output of 5.3 V ±2% over temperature and input supply using a precision voltage-sense resistor network. A low-ESR ceramic capacitor is required for loop stabilization; this capacitor must be placed close to the pin of the IC. This output is protected against shorts to ground by a foldback current limit for safe operating conditions, and a current-limit for limiting inrush current because of depleted charge on the output capacitor. Initial IGN_EN or EN initiates power cycle of the soft-start circuit on this regulator. This typically is in the 1-ms to 2-ms range. This output may require a larger output capacitor to ensure that during load transients the output does not drop below the required regulated specifications.

7.3.3.2 Fixed Linear Regulator Controller (3.3 V)

The linear regulator controller requires an external NPN bipolar pass transistor of sufficient gain stage to support the maximum load current required. The base-drive output current is protected by current limiting both the source and sink drive circuitry. The 3.3VSENSE pin is the remote sense input of the output of the REG3 supply and controls the 3.3VDRIVE output accordingly. This regulator is a fixed 3.3-V with ±2% tolerance using a precision voltage-sense resistor network. A low-ESR ceramic output capacitor is used for loop compensation of the regulator. A voltage on this pin of less than approximately 50% of the regulated value initiates a current limit on the 3.3VDRIVE output.

This output may require larger output capacitors to support load transients, so the output does not drop below 90% of 3.3 V.

7.3.3.3 Fixed Linear Regulator Controller (1.2 V)

The linear regulator controller requires an external NPN bipolar pass transistor of sufficient gain stage to support the maximum load current required. The 1.2VSENSE pin is the remote sense input of the output of 1.234-V supply and controls the 1.2VDRIVE output accordingly. This regulator output is 1.234 V with ±2% tolerance using a precision voltage-sense resistor network. A low-ESR ceramic output capacitor is used for loop compensation of the regulator. A voltage on this pin of less than approximately 50% of the regulated value initiates a current limit on the 1.2VDRIVE output.

This output may require larger output capacitors to support load transients, so the output does not drop below 90% of 1.234 V.

7.4 Device Functional Modes

7.4.1 Operational Mode

The purpose of the EN input is to keep the regulated supplies ON for a period for the microprocessor to log information into the memory locations when the ignition input is disabled. The microprocessor disables the power supplies by pulling EN low after this activity is complete.

7.4.2 Buck Converter Modes of Operation

The converter operates in different modes based on load current, input voltage, and component selection.

Product Folder Links: TPS65300-Q1



Device Functional Modes (continued)

7.4.2.1 Continuous-Conduction Mode (CCM)

This mode of operation is typically when the inductor current is non-zero and the load current is greater than $I_{L \text{ CCM}}$.

$$I_{IND_CCM} \ge \frac{(1-D) \times VREG}{2 \times f_{SW} \times L}$$

where

- I_{IND_CCM} = Inductor current in continuous-conduction mode
- D = duty cycle
- VREG = output voltage
- L = Inductor

In this mode, the duty cycle must always be greater than the minimum t_{ON} or the converter may go into burst mode.

7.4.2.2 Discontinuous Mode (DCM)

$$I_{IND_DCM} \ge \frac{(1-D) \times VREG}{2 \times f_{SW} \times L}$$
(5)

This mode of operation is typically when the inductor current goes to zero and the load current is less than $I_{\text{IND DCM}}$.

7.4.2.3 Tracking Mode

When the input voltage is low and the converter approaches approximately 100% duty cycle, Equation 6 calculates the output voltage.

$$VREG = \left(1 - \frac{t_{OFF_MIN}}{T}\right) \times (VIN - I_{Load} \times R_{DS})$$

where

- T = Period
- R_{DS} = Internal FET resistance
- I_{LOAD} = output load current (6)

Submit Documentation Feedback



8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

This section is a starting point and theoretical representation of the values to be used for the application, further optimization of the components derived may be required to improve the performance of the device.

8.2 Typical Application



L: B82462G4103MOOO (EPCOS) or XFL4020 472MEB (Coilcraft)

S1: MBRS310T3 (ON Semiconductors) or SS3H10 (Vishay)

S2: B240A, SS16 (Vishay) External BJT: PBSS302NZ (NXP)

Figure 13. Application Schematic for a Switching Regulator



Typical Application (continued)

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1.

Table 1. Switching Regulator Requirements

Parameter	Requirement
Input voltage, V _I	6.5 V to 27 V, typical 14 V
Output voltage, 5.3 V	5.3 V _O ±2% at 5.3 W
Maximum output current I _{5.3V_max}	1 A
Minimum output current I _{5.3V_min}	0.01 A
Transient response 0.01A to 0.8 A	5%
Reset threshold	90% of output voltage
5V	5V _O at 1 W
3.3V	3.3V _O at 1 W
1.234V	1.234V _O at 0.5 W
Switching frequency f _{SW}	2.5 MHz
Overvoltage threshold	106% of output voltage
Undervoltage threshold	95% of output voltage

8.2.2 Detailed Design Procedure

The following design procedure provides typical application procedures as well as the details of a switching regulator design using the requirements listed in Table 1.

8.2.2.1 Duty Cycle

Use Equation 7 to calculate the duty cycle.

$$D = \frac{V_O}{V_I} = \frac{5.3}{14} = 0.378$$

where

V_O = Output voltage

8.2.2.2 Output Inductor Selection (L)

The minimum inductor value is calculated using the coefficient K_{IND} that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor, and so the typical range of this ripple current is in the range of $K_{IND} = 0.2$ to 0.3, depending on the ESR and the ripple-current rating of the output capacitor.

For this design example, use Equation 8 to calculate the inductor ripple current

$$I_{Ripple} = K_{IND} \times I_{O} = 0.25 \times 1 = 0.25 A$$

where

Benefits of Low Inductor Value

- Low inductor value gives high di/dt, which allows for fewer output capacitors for good load transient response.
- Gives higher saturation current for the core due to fewer turns
- Fewer turns yields low DCR and therefore less dc inductor losses in the windings.
- High di/dt provides faster response to load steps.

Benefits of High Inductor Value

- Low ripple current leads to lower conduction losses in MOSFETs
- Low ripple; means lower RMS ripple current for capacitors

8 Submit Documentation Feedback



- Low ripple; yields low ac inductor losses in the core (flux) and windings (skin effect)
- Low ripple; gives continuous inductor current flow over a wide load range

For this design example a value of 10 μ H was selected because of variations in temperature and manufacture. Use Equation 9 to find the value of L_{Min} .

$$L_{Min} = \frac{(V_{I\text{-Max}} - V_{O}) \times V_{O}}{f_{SW} \times I_{RIPPLE} \times V_{I\text{-Max}}} = \frac{(27 - 5.3) \times 5.3}{2.5 \text{ MHz} \times 10^{6} \times 0.25 \times 27} = 6.8 \text{ } \mu\text{H}$$

where

- f_{SW} is the regulator switching frequency
- I_{Ripple} = Allowable ripple current in the inductor, typically ±20% of maximum output load I_{O} (9)

For this design example, use Equation 10 to calculate the inductor peak current.

$$I_{L-Peak} = I_O + \frac{I_{Ripple}}{2} = 1 + \frac{0.25}{2} = 1.125 \text{ A}$$
 (10)

8.2.2.3 Output Capacitor Selection (C₀)

The selection of the output capacitor determines several parameters in the operation of the converter, the modulator pole, the voltage droop on the out capacitor, and the output ripple.

During a load step from no load to full load or changes in the input voltage, the output capacitor must hold up the output voltage above a certain level for a specified time and not issue a reset until the main regulator control loop responds to the change. The capacitance value determines the modulator pole and the roll-off frequency due to because of the LC output-filter double pole—the output ripple voltage is a product of the output capacitor ESR and ripple current.

Use Equation 11 to calculate the minimum capacitance required to maintain desired output voltage during a high-to-low load transition and prevent overshoot.

$$C_{O} = \frac{L\left(\!\left(I_{O\text{-max}}\right)^{2} - \left(I_{O\text{-min}}\right)^{2}\right)}{\left(V_{O\text{-max}}\right)^{2} - \left(V_{O\text{-min}}\right)^{2}} = \frac{10 \times 10^{-6} \left[\left(1\right)^{2} - \left(0.01\right)^{2}\right]}{\left(5.45\right)^{2} - \left(5.15\right)^{2}} = 3.18 \ \mu F$$

where

- I_{O-max} is maximum output current
- I_{O-min} is minimum output current
- The difference between the output current, maximum to minimum, is the worst-case load step in the system.
- V_{O-max} is maximum tolerance of regulated output voltage
- V_{O-min} is the minimum tolerance of regulated output voltage (11)

Use Equation 12 to calculate the output capacitor root-mean-square (RMS) ripple current I_{O_RMS}. This is to prevent excess heating or failure due to high ripple currents.

This parameter is sometimes specified by the manufacturer. Therfore, because of variations in temperature and manufacture, use a 10-µF capacitor with a voltage rating greater than the maximum 10-V output.

$$I_{O_RMS} = \frac{L\left((I_{O-max})^2 - (I_{O-min})^2\right)}{(V_{O-max})^2 - (V_{O-min})^2} = \frac{5.3 \times (27 - 5.3)}{\sqrt{12} \times 27 \times 10 \times 10^{-6} \times 2.5 \times 10^6} = 0.049 \text{ A}$$
(12)

Copyright © 2012–2015, Texas Instruments Incorporated

(13)



8.2.2.4 External Schottky Diode (D)

The TPS65300-Q1 device requires an external ultrafast Schottky diode with fast reverse-recovery time connected between the PH and power ground pins. The diode conducts the output current during the off-state of the internal power switch. This diode must have a reverse breakdown higher than the maximum input voltage of the application. A Schottky diode is selected for lower forward voltage. The Schottky diode is selected based on the appropriate power rating, which factors in the DC-conduction losses and the AC losses because of the high switching frequencies. The power dissipation $P_{\rm D}$ is calculated with Equation 13.

$$P_D = I_O \times V_{FD} \times (1-D) + \frac{\left(V_I - V_{FD}\right)^2 \times f_{SW} \times C_J}{2} \\ = 1 \times 0.55 \times (1-0.378) + \frac{(14-0.55)^2 \times 2.5 \text{ MHz} \times 30 \text{ pF}}{2} \\ = 0.34 \text{ W}$$

where

- V_{FD} = forward conducting voltage of Schottky diode
- C_J = junction capacitance of the Schottky diode

8.2.2.5 Input Capacitor (C_I)

The TPS65300-Q1 device requires an input ceramic decoupling capacitor type X5R or X7R and bulk capacitance to minimize input ripple voltage. The DC voltage rating of this input capacitance must be greater than the maximum input voltage. The capacitor must have an input ripple-current rating higher than the maximum input ripple current of the converter for the application. The input capacitors for power regulators are selected to have reasonable capacitance-to-volume ratio and to be fairly stable over temperature. The value of the input capacitance is based on the input voltage desired (ΔV_I).

Use Equation 14 to calculate the input capacitance.

$$C_{I} = \frac{I_{O_max} \times 0.25}{\Delta V_{I} \times f_{SW}} = \frac{1 \times 0.25}{0.3 \times 2.5 \text{ MHz}} = 0.33 \text{ } \mu\text{F} \tag{14}$$

Use Equation 15 to calculate the input-capacitor root-mean-square (RMS) ripple current I_{I_RMS} .

Because of variations in temperature and manufacture, use a 10-µF capacitor with a voltage rating greater than the maximum 45-V transient.

$$I_{I_RMS} = I_{O} \times \sqrt{\frac{V_{O}}{V_{I_min}} \times \left(\frac{V_{I_min} - V_{O}}{V_{I_min}}\right)} = 1 \times \sqrt{\frac{5.3}{6} \times \left(\frac{6 - 5.3}{6}\right)} = 0.32 \text{ A}$$
(15)


8.2.2.6 Loop Compensation

The double pole is because of the output-filter components inductor and capacitor. The calculations for the following equations use values taken from Figure 14.

20



8.2.2.7 Loop-Control Frequency Compensation



Type III Compensation

Figure 14. Loop-Control Frequency Compensation

8.2.2.7.1 Type III Compensation

 $f_{CO} = f_{SW} \times 0.1$ (the cutoff frequency when the gain is 1 is called the unity-gain frequency).

 f_{CO} is typically 1/5 to 1/10 of the switching frequency double-pole frequency response due to the LC output filter. The LC output filter gives a *double pole*, which has a -180° phase shift.

Make the two zeroes close to the double pole (LC), for example, $f_{Z1} \approx f_{Z2} \approx 1/2\pi (LC_{OUT})^{1/2}$.

- 1. Make the first zero below the filter double pole (approximately 50% to 75% of f_{LC})
- 2. Make the second zero at the filter double pole (f_{LC})

Make the two poles above the crossover frequency f_{CO}.

- 3. Make the first pole at the ESR frequency (f_{ESR})
- 4. Make the second pole at 0.5 the switching frequency

The following compensation components are integrated in the device with the following typical values. Guidelines for compensation components:

$$R3 = 8 k\Omega$$
, $C4 = 140 pF$, $C2 = 20 pF$

Use Equation 16 to calculate the double pole to calculate the output filter components LC.

$$f_{LC} = \frac{1}{2\pi\sqrt{LC_O}} = \frac{1}{2\pi\sqrt{10~\mu H \times 10\mu F}} = 15.9~kHz \tag{16}$$

The ESR of the output capacitor C gives a zero that has a 90° phase shift. The ESR of the output capacitor must be in the range of 1 m Ω to 100 m Ω . Use Equation 17 to calculate the value of f_{ESR}.

$$f_{ESR} = \frac{1}{2\pi \times C_O \times ESR} = \frac{1}{2\pi \times 10 \ \mu F \times 0.005} = 3.2 \ \text{MHz}$$
 (17)

Copyright © 2012–2015, Texas Instruments Incorporated



8.2.2.7.2 PWM Modulator Gain K

$$K = \frac{V_l}{V_{ramp}}$$

where

•
$$V_{ramp} = V_1 / 10$$
, $V_1 = Input operating voltage$ (18)

8.2.2.7.3 Resistor Values

In this design example, select a value of 97.4 k Ω for R5 and use Equation 19 to calculate the value of R4.

$$R4 = \frac{R5 \times (V_O - Vref)}{Vref} = \frac{97.4 \text{ k}\Omega \times (5.3 - 2)}{2} = 160.7 \text{ k}\Omega$$

where

•
$$V_{ref} = 2 V$$
 (19)

Use Equation 20 to calculate the value of R2 for this design example.

$$R2 = \frac{f_{CO} \times V_{ramp} \times R4}{f_{LC} \times V_{I}} = \frac{250 \text{ kHz} \times 1.4 \times 160 \text{ k}\Omega}{15.9 \text{ kHz} \times 14} = 251.6 \text{ k}\Omega$$
 (20)

Calculate C3 based on placing a zero at 50% to 75% of the output-filter double-pole frequency (below set at

For this design example, use Equation 21 to calculate the value of C3 as 80 pF.

C3 =
$$\frac{1}{\pi \times R2 \times f_{LC}} = \frac{1}{\pi \times 251.6 \text{ k}\Omega \times 15.9 \text{ kHz}} = 80 \text{ pF}$$
 (21)

8.2.2.7.4 Gain of Amplifier

$$A_{V} = \frac{R2 \times (R4 + R3)}{(R4 \times R3)} \tag{22}$$

8.2.2.7.5 Poles and Zero Frequencies

The following equations were used in this design example:

$$f_{P1} = \frac{1}{2\pi \times R2 \times C2} = \frac{1}{2\pi \times 251.6 \text{ k}\Omega \times 20 \text{ pF}} = 31.6 \text{ kHz}$$

$$f_{P2} = \frac{1}{2\pi \times R3 \times C4} = \frac{1}{2\pi \times 8 \; k\Omega \times 140 \; pF} = 142.1 \; kHz$$

$$f_{Z1} = \frac{1}{2\pi \times R2 \times C3} = \frac{1}{2\pi \times 251.6 \; k\Omega \times 80 \; pF} = 7.91 \; kHz$$

$$f_{Z2} = \frac{1}{2\pi \times R4 \times C4} = \frac{1}{2\pi \times 160.7 \text{ k}\Omega \times 140 \text{ pF}} = 7.07 \text{ kHz}$$
 (23)

Product Folder Links: TPS65300-Q1

22






Figure 15. Typical Gain Versus Frequency

8.2.2.8 Power Dissipation

8.2.2.8.1 Switch-Mode Power-Supply Losses

The power dissipation losses are applicable for continuous-conduction mode operation (CCM).

1. Conduction losses

$$P_{5.3V_CON} = I_O^2 \times R_{ds(on)} \times (V_O/V_I)$$

where

- I_O = Output current
- V_O = VREG = Output voltage
- V_I = Input voltage

2. Switching losses

$$P_{5.3V_SW} = \frac{1}{2} \times V_I \times I_O \times (t_r + t_f) \times f_{SW}$$

where

• t_r = FET switching rise time (t_r max = 20 ns)

•
$$t_f = FET$$
 switching fall time (t_f max = 20 ns) (25)

3. Gate drive losses

$$P_{5.3V_Gate} = V_{drive} \times Qg \times f_{SW}$$

where

V_{drive} = FET gate-drive voltage (typically V_{drive} = 6 V and V_{drive} max = 8 V)

• Qg = 1 ×
$$10^{-9}$$
 (nC) (typical) (26)

4. Supply losses

$$P_{IC} = V_{I} \times I_{q} - normal$$
 (27)

Therefore:

$$P_{Total} = P_{CON} + P_{SW} + P_{Gate} + P_{5V \text{ Lin Req}} + P_{IC}$$
(28)

Copyright © 2012–2015, Texas Instruments Incorporated



$$P_{5V \text{ Lin Reg}} = (VREG - 5 \text{ V}) \times I_{O}$$
(29)

Therefore, for this design, the following equations were used:

$$P_{5.3V CON} = I_O^2 \times r_{ds(on)} \times (V_O / V_I) = 1^2 \times 0.5 \times (5.3 / 14) = 0.189 W$$

$$P_{5.3V_SW} = 1/2 \times V_{I} \times I_{O} \times (t_{r} + t_{f}) \times f_{SW}$$

= 1/2 \times 14 \times 1 \times (20 \times 10^{-9} + 20 \times 10^{-9}) \times 2.5 \times 10^{6} = 0.7 W

$$P_{5.3V~Gate} = V_{drive} \times Qg \times f_{SW} = 8 \times 1 \times 10^{-9} \times 2.5 \times 10^{6} = 0.02 \ W$$

$$P_{5V \text{ Lin Req}} = (VREG - 5V) \times I_O = (5.3 - 5.0) \times 0.2 = 0.06 \text{ W}$$

$$P_{IC} = V_I \times I_{IC} = 14 \times 5 \text{ mA} = 0.07 \text{ W}$$

$$P_{Total} = P_{5.3V_CON} + P_{5.3V_SW} + P_{5.3V_Gate} + P_{5V_LinReg} + P_{IC}$$

$$= 0.189 + 0.7 + 0.02 + 0.06 + 0.07 = 1.039 \text{ W}$$
(30)

For given operating ambient temperature T_A

$$T_J = T_A + R_{th} \times P_{Total}$$

where

- T_J = Junction temperature in °C
- T_A = Ambient temperature in °C

For a given max junction temperature $T_{J-Max} = 150$ °C

$$T_{A-Max} = T_{J-Max} - R_{th} \times P_{Total}$$

where

- T_{A-Max} = Maximum ambient temperature in °C
- T_{.I-Max} = Maximum junction temperature in °C
- R_{th} = Thermal resistance of package in (°C/W) (32)

Other factors not included in the foregoing information which affect the overall efficiency and power losses are

- · Inductor AC and DC losses
- · Trace resistance and losses associated with the copper trace routing connection
- Schottky diode

24








Figure 16. Power Dissipation Derating Profile, 24-Pin PWP Package With Thermal Pad

8.2.3 Application Curves







9 Power Supply Recommendations

The TPS65300-Q1 device is designed to operate using an input supply voltage range from 5.6 V to 40 V.

10 Layout

10.1 Layout Guidelines

The following guidelines are recommended for the printed circuit board (PCB) layout of the TPS65300-Q1 device.

10.1.1 Inductor L

Use a low-EMI inductor with a ferrite-type shielded core. Other types of inductors may be used; however, they must have low-EMI characteristics and be located away from the low-power traces and components in the circuit.

10.1.2 Input Filter Capacitors C₁

Input ceramic filter capacitors should be located in close proximity to the VIN pin. Surface-mount capacitors are recommended to minimize lead length and reduce noise coupling.

10.1.3 Feedback

Route the feedback trace such that there is minimum interaction with any noise sources associated with the switching components. Recommended practice is to ensure placing the inductor away from the feedback trace to prevent a source of EMI noise.

10.1.4 Traces and Ground Plane

All power (high-current) traces should be thick and as short as possible. The inductor and output capacitors should be as close to each other as possible. This reduces EMI radiated by the power traces due to high switching currents.

In a two-sided PCB it is recommended to have ground planes on both sides of the PCB to help reduce noise and ground-loop errors. The ground connection for the input and output capacitors and IC ground should be connected to this ground plane.


In a multi-layer PCB, the ground plane is used to separate the power plane (where high switching currents and components are placed) from the signal plane (where the feedback trace and components are) for improved performance.

Also arrange the components such that the switching-current loops curl in the same direction. Place the high-current components such that during conduction the current path is in the same direction. This prevents magnetic field reversal caused by the traces between the two half-cycles, helping to reduce radiated EMI.

Submit Documentation Feedback



10.2 Layout Example



- Connection to backside of PCB through vias
- O Connection to topside of PCB through vias
- Ocnnection to ground plane of PCB through vias
- Power bus
- O Voltage Output rails

Figure 22. PCB Layout

T1, T2 are PSS302NZ, sufficent heat sink may be required for power dissipation $% \left(1\right) =\left(1\right) \left(1\right) \left($



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following: User's Guide, *TPS65300EVM*, SLVU685

11.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS65300-Q1

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	()	()			(-)	(4)	(5)		(-,
TPS65300QPWPRQ1	Active	Production	HTSSOP (PWP) 24	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS65300
TPS65300QPWPRQ1.A	Active	Production	HTSSOP (PWP) 24	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS65300
TPS65300QRHFRQ1	Active	Production	VQFN (RHF) 24	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	65300Q1
TPS65300QRHFRQ1.A	Active	Production	VQFN (RHF) 24	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	65300Q1

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65300QPWPRQ1	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS65300QRHFRQ1	VQFN	RHF	24	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65300QPWPRQ1	HTSSOP	PWP	24	2000	350.0	350.0	43.0
TPS65300QRHFRQ1	VQFN	RHF	24	3000	353.0	353.0	32.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4.4 x 7.6, 0.65 mm pitch

PLASTIC SMALL OUTLINE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



· Significant

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE




NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may not be present and may vary.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025