

# 32-Mbit (2 M × 16) Static RAM

#### **Features**

- High speed

  □ t<sub>AA</sub> = 12 ns
- Low active power
  □ I<sub>CC</sub> = 250 mA at 83.3 MHz
- Low Complementary Metal Oxide Semiconductor (CMOS) standby power
  - $\square$  I<sub>SB2</sub> = 50 mA
- Operating voltages of 3.3 ± 0.3 V
- 2.0 V data retention
- Automatic power down when deselected
- TTL compatible inputs and outputs
- Available in Pb-free 48-ball FBGA package

## **Functional Description**


The CY7C1071DV33 is a high performance CMOS Static RAM organized as 2,097,152 words by 16 bits. The input and output pins ( $I/O_0$  through  $I/O_{15}$ ) are placed in a high impedance state when:

- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- <u>Both</u> byte high enable and byte low enable are disabled (BHE, BLE HIGH)
- The write operation is active (CE LOW and WE LOW)

To write to the device, take Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from I/O pins  $(I/O_0$  through  $I/O_7)$  is written into the location specified on the address pins  $(A_0$  through  $A_{20}$ ). If Byte High Enable  $(\overline{BHE})$  is LOW, then data from I/O pins  $(I/O_8$  through  $I/O_{15}$ ) is written into the location specified on the address pins  $(A_0$  through  $A_{20})$ .

To read from the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 10 for a complete description of read and write modes.

## Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 001-12063 Rev. \*I 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised October 17, 2011

# CY7C1071DV33



# Contents

Selection Guide	3
Pin Configuration	
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	10
Ordering Code Definitions	10
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	12
Document History Page	13
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	14




## **Selection Guide**

Description	-12	Unit
Maximum Access Time	12	ns
Maximum Operating Current	250	mA
Maximum CMOS Standby Current	50	mA

# Pin Configuration

Figure 1. 48-ball FBGA [1]



#### Note

<sup>1.</sup> NC pins are not connected to the die.



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Power Applied ......–55 °C to +125 °C Supply Voltage on V CC Relative to GND  $^{[2]}$  .....-0.3 V to +4.6 V 

DC Input Voltage [2]	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into Outputs (LOW)	20 mA
Static Discharge Voltage	> 2001 V
(MIL-STD-883, Method 3015)	
Latch up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	
Industrial	–40 °C to +85 °C	$3.3~V\pm0.3~V$	

## **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	_^	12	Unit
Parameter	Description	rest conditions	Min	Max	Oilit
V <sub>OH</sub>	Output HIGH Voltage	Min $V_{CC}$ , $I_{OH} = -4.0 \text{ mA}$	2.4	-	V
V <sub>OL</sub>	Output LOW Voltage	Min V <sub>CC</sub> , I <sub>OL</sub> = 8.0 mA	_	0.4	V
V <sub>IH</sub> <sup>[2]</sup>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub> [2]	Input LOW Voltage		-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_{IN} \leq V_{CC}$	<b>–1</b>	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled	<b>–</b> 1	+1	μА
Icc	V <sub>CC</sub> Operating Supply Current	$V_{CC}$ = Max, f = f <sub>max</sub> = 1/t <sub>RC</sub> , I <sub>OUT</sub> = 0 mA CMOS levels	_	250	mA
I <sub>SB1</sub>	Automatic CE Power Down Current – TTL Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}}, \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \\ &\text{f} = \text{f}_{\text{max}} \end{aligned}$	_	60	mA
I <sub>SB2</sub>	Automatic CE Power Down Current – CMOS Inputs	$\begin{aligned} &\text{Max V}_{CC}, \ \overline{\text{CE}} \geq \text{V}_{CC} - 0.3 \text{ V}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.3 \text{ V}, \text{ or V}_{\text{IN}} \leq 0.3 \text{ V}, \text{ f = 0}, \\ &\text{V}_{CC} = \text{V}_{CC(\text{max})} \end{aligned}$	-	50	mA

# Capacitance

Parameter <sup>[3]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	16	pF
C <sub>OUT</sub>	I/O Capacitance		20	pF

## **Thermal Resistance**

Parameter <sup>[3]</sup>	Description	Test Conditions	48-ball FBGA	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	24.72	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		5.79	°C/W

#### Notes


- 2. V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 1 V for pulse durations of less than 20 ns.
   3. Tested initially and after any design or process changes that may affect these parameters.

Document Number: 001-12063 Rev. \*I



## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms [4]




## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Тур	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2	_	_	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = 2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	_	50	mA
t <sub>CDR</sub> <sup>[5]</sup>	Chip Deselect to Data Retention Time		0	_	ı	ns
t <sub>R</sub> <sup>[6]</sup>	Operation Recovery Time		t <sub>RC</sub>	_	_	ns

Figure 3. Data Retention Waveform



#### Notes

- Valid SRAM operation does not occur until the power supplies reach the minimum operating  $V_{DD}$  (3.0 V). 100  $\mu$ s ( $t_{power}$ ) after reaching the minimum operating  $V_{DD}$ , normal SRAM operation begins to include reduction in  $V_{DD}$  to the data retention ( $V_{CCDR}$ , 2.0 V) voltage.

  Tested initially and after any design or process changes that may affect these parameters.
- Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 50 μs or stable at V<sub>CC(min)</sub> ≥ 50 μs.



# **AC Switching Characteristics**

Over the Operating Range [7]

Parameter	Description	-	12	Unit
Parameter	Description	Min	Max	Unit
Read Cycle				•
t <sub>power</sub>	V <sub>CC(typ)</sub> to the first access <sup>[8]</sup>	100	_	μS
t <sub>RC</sub>	Read Cycle Time	12	-	ns
t <sub>AA</sub>	Address to Data Valid	-	12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	_	ns
t <sub>ACE</sub>	CE LOW to Data Valid	-	12	ns
t <sub>DOE</sub>	OE LOW to Data Valid	_	7	ns
t <sub>LZOE</sub>	OE LOW to Low Z [9]	1	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [9]	-	7	ns
t <sub>LZCE</sub>	CE LOW to Low Z [9]	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [9]	_	7	ns
t <sub>PU</sub>	CE LOW to Power Up [10]	0	_	ns
t <sub>PD</sub>	CE HIGH to Power Down [10]	-	12	ns
t <sub>DBE</sub>	Byte Enable to Data Valid	-	7	ns
t <sub>LZBE</sub>	Byte Enable to Low Z <sup>[9]</sup>	1	-	ns
t <sub>HZBE</sub>	Byte Disable to High Z [9]	_	7	ns
Write Cycle [	11, 12]			
t <sub>WC</sub>	Write Cycle Time	12	_	ns
t <sub>SCE</sub>	CE LOW to Write End	9	_	ns
t <sub>AW</sub>	Address Setup to Write End	9	_	ns
t <sub>HA</sub>	Address Hold from Write End	0	_	ns
t <sub>SA</sub>	Address Setup to Write Start	0	_	ns
t <sub>PWE</sub>	WE Pulse Width	9	_	ns
t <sub>SD</sub>	Data Setup to Write End	7	_	ns
t <sub>HD</sub>	Data Hold from Write End	0	_	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [9]	3	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [9]	-	7	ns
t <sub>BW</sub>	Byte Enable to End of Write	9	_	ns

#### Notes

- Test conditions are based on signal transition time of 3 ns or less and timing reference levels of 1.5 V and input pulse levels of 0 to 3.0 V. Test conditions for the read cycle use output loading shown in part (a) of Figure 2 on page 5, unless specified otherwise.
   t<sub>power</sub> is the minimum amount of time that the power supply must be at typical V<sub>CC</sub> values until the first memory access can be performed.
   t<sub>HZOE</sub>, t<sub>HZVE</sub>, t<sub>HZWE</sub>, t<sub>HZWE</sub>, t<sub>HZWE</sub>, t<sub>HZWE</sub>, t<sub>LZWE</sub>, t<sub>LZWE</sub>
- 10. These parameters are guaranteed by design and are not tested.
   11. The internal memory write time is defined by the overlap of CE, WE = V<sub>IL</sub>. Chip enables must be active and WE and byte enables must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data setup and hold timing must be referenced to the leading edge of the signal that
- 12. The minimum write cycle time for Write Cycle 2 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



# **Switching Waveforms**

Figure 4. Read Cycle 1 (Address Transition Controlled)  $^{[13,\ 14]}$ 





Figure 5. Read Cycle 2 (OE Controlled) [14, 15]



<sup>13. &</sup>lt;u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u> or <u>BHE</u> or both = V<sub>IL</sub>. 14. <u>WE</u> is HIGH for read cycle. 15. Address valid before or similar to <u>CE</u> transition LOW.



# Switching Waveforms (continued)

Figure 6. Write Cycle 1 (CE Controlled) [16, 17]





Figure 7. Write Cycle 2 (WE Controlled, OE LOW) [16, 17]




<sup>16.</sup> Data I/O is high impedance if OE or BHE, BLE or both = V<sub>IH</sub>.

17. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



# Switching Waveforms (continued)

Figure 8. Write Cycle 3 (BLE or BHE Controlled)






## **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –IO <sub>7</sub>	I/O <sub>8</sub> –I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Χ	Х	High Z	High Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1071DV33-12BAXI	51-85191	48-ball FBGA (8 × 9.5 × 1.2 mm) (Pb-free)	Industrial


## **Ordering Code Definitions**






# **Package Diagram**

Figure 9. 48-ball FBGA (8 × 9.5 × 1.2 mm) BA48J Package Outline, 51-85191





51-85191 \*B



# **Acronyms**

Acronym	Description		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
FPBGA	fine-pitch ball grid array		
I/O	input/output		
OE	output enable		
SRAM	static random access memory		
TTL	transistor-transistor logic		
WE	write enable		

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μs	microsecond		
mA	milliampere		
mm	millimeter		
ms	millisecond		
mV	millivolt		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

ocument Title: CY7C1071DV33, 32-Mbit (2 M × 16) Static RAM ocument Number: 001-12063						
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change		
**	605460	See ECN	VKN	New Data sheet		
*A	1192183	See ECN	VKN / KKVTMP	Removed $CE_2$ feature Updated block diagram Changed $I_{CC}$ spec from 160 mA to 225 mA Changed $C_{IN}$ spec from 8 pF to 10 pF Changed $C_{OUT}$ spec from 10 pF to 12 pF Changed $C_{BW}$ spec from 8 ns to 9 ns		
*B	2711136	05/29/2009	VKN / PYRS	Added 10 ns speed bin In 12 ns speed bin, changed I <sub>SB1</sub> from 70 to 60 mA and I <sub>SB2</sub> from 60 to 50 mA Changed C <sub>IN</sub> from 8 pF to 16 pF and C <sub>OUT</sub> from 10 pF to 20 pF Changed $\Theta_{JA}$ from 28.37 °C/W to 24.72 °C/W Removed 119-Ball PBGA package Added 48-Ball FBGA package		
*C	2759408	09/03/2009	VKN / AESA	Removed 10ns speed Marked thermal specs as "TBD" Changed t <sub>DOE</sub> , t <sub>HZOE</sub> , t <sub>HZCE</sub> , t <sub>DBE</sub> , t <sub>HZBE</sub> , t <sub>HZWE</sub> specs from 6 ns to 7ns Added -12B2XI part (Dual CE option)		
*D	2813370	11/23/2009	VKN	Changed I <sub>CC</sub> spec from 225 mA to 250 mA.		
*E	2925803	04/30/2010	VKN / AESA	Converted from Preliminary to Final Removed Dual CE option from the data sheet Updated links in Sales, Solutions, and Legal Information		
*F	3109063	12/13/2010	AJU	Added Ordering Code Definitions.		
*G	3132969	01/11/2011	AJU	Added Acronyms and Units of Measure. Changed all instances of IO to I/O. Updated in new template.		
*H	3268861	05/28/2011	AJU	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.").		
*	3411360	10/17/2011	TAVA	Updated Features. Updated DC Electrical Characteristics. Updated Switching Waveforms. Updated Package Diagram.		



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless/RF

Automotive
Clocks & Buffers
Interface
Lighting & Power Control

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/image

cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2007-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-12063 Rev. \*I Revised October 17, 2011

Page 14 of 14