



Low-Jitter Configurable Dual HCSL Oscillator


www.discera.com

General Description

The DSC2044 series of high performance dual output oscillators utilize a proven silicon MEMS technology to provide excellent jitter and stability while incorporating additional device functionality. The two outputs are controlled by separate supply voltages to allow for high output isolation. frequencies of the outputs can be identical or independently derived from a common PLL frequency source. The DSC2044 provision for up to eight user-defined preprogrammed, pin-selectable output frequency combinations.

DSC2044 is packaged in a 14-pin 3.2x2.5 mm QFN package and available in temperature grades from Ext. Commercial to Industrial.

Block Diagram



Features

- Low RMS Phase Jitter: <1 ps (typ)
- High Stability: ±10, ±25, ±50 ppm
- Wide Temperature Range
 - o Industrial: -40° to 85° C
 - o Ext. commercial: -20° to 70° C
- High Supply Noise Rejection: -50 dBc
- Two Independent HCSL Outputs
- Pin-Selectable Configurations
 - o 3-bit Output Frequency Combinations
- Short Lead Times: 2 Weeks
- Wide Freq. Range:
 - o HCSL Output: 2.3 460 MHz
- Miniature Footprint of 3.2x2.5mm
- Excellent Shock & Vibration Immunity
 - Qualified to MIL-STD-883
- High Reliability
 - o 20x better MTF than quartz oscillators
- Supply Range of 2.25 to 3.6 V
- Lead Free & RoHS Compliant

Applications

- Storage Area Networks
 - o SATA, SAS, Fibre Channel
- Passive Optical Networks
 - o EPON, 10G-EPON, GPON, 10G-PON
- Ethernet
 - 1G, 10GBASE-T/KR/LR/SR, and FCoE
- HD/SD/SDI Video & Surveillance
- PCI Express



Pin Description

| Pin No. | Pin Name | Pin Type | Description |
|---------|-----------|----------|---|
| 1 | Enable | I | Enables outputs when high and disables when low |
| 2 | NC | NA | Leave unconnected or grounded |
| 3 | NC | NA | Leave unconnected or grounded |
| 4 | GND | Power | Ground |
| 5 | FS0 | I | Least significant bit for frequency selection |
| 6 | FS1 | I | Middle bit for frequency selection |
| 7 | FS2 | I | Most significant bit for frequency selection |
| 8 | Output1+ | 0 | Positive HCSL Output 1 |
| 9 | Output1- | 0 | Negative HCSL Output 1 |
| 10 | Output 2- | 0 | Negative HCSL Output 2 |
| 11 | Output 2+ | 0 | Positive HCSL Output 2 |
| 12 | VDD2 | Power | Power Supply for HCSL Output 2 |
| 13 | VDD | Power | Power Supply |
| 14 | NC | NA | Leave unconnected or grounded |

Operational Description

The DSC2044 is a dual output HCSL oscillator consisting of a MEMS resonator and a support PLL IC. The two outputs are generated through independent 8-bit programmable dividers from the output of the internal PLL. Two constraints are imposed on the output frequencies: 1) f_2 =M x f_1 /N, where M and N are even integers between 4 and 254, 2) 1.2GHz < N x f_2 < 1.7GHz.

The actual frequencies output by the DSC2044 are controlled by an internal pre-programmed memory (OTP). This memory stores all

coefficients required by the PLL for up to eight different frequency combinations. Three control pins (FSO – FS2) select the output frequency combination. Discera supports customer defined versions of the DSC2044. Standard frequency options are described in in the following sections.

When Enable (pin 1) is floated or connected to VDD, the DSC2044 is in operational mode. Driving Enable to ground will tri-state both output drivers (hi-impedance mode).

DSC2044 Page 2 MK-Q-B-P-D-12042614-2



Output Clock Frequencies

Table 1 lists the standard frequency configurations and the associated ordering information to be used in conjunction with the ordering code. Customer defined combinations are available.

Table 1. Pre-programmed pin-selectable output frequency combinations

| Ordering | Freq | Freq Select Bits [FS2, FS1, FS0] - Default is [111] | | | | | | | | |
|----------|-------------------|--|---------------------------------------|-----|-----|--------|--------|-----|--------|--|
| Info | (MHz) | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 | |
| 110001 | f _{OUT1} | 106.25 | 100 | 125 | 100 | 156.25 | 156.25 | 125 | 156.25 | |
| H0001 | f _{OUT2} | 25 | 100 | 50 | 50 | 25 | 125 | 25 | 156.25 | |
| H0002 | f _{OUT1} | 100 | 156.25 | 100 | 125 | 125 | 50 | 200 | 200 | |
| | f _{OUT2} | 100 | 156.25 | 50 | 125 | 50 | 50 | 50 | 10 | |
| 110003 | f _{OUT1} | 125 | 100 | 125 | 0* | 0* | 0* | 0* | 156.25 | |
| H0003 | f _{OUT2} | 156.25 | 100 | 125 | 0* | 0* | 0* | 0* | 156.25 | |
| H0004 | f _{OUT1} | 75 | 100 | 125 | 150 | 75 | 100 | 75 | 125 | |
| | f _{OUT2} | 75 | 100 | 125 | 150 | 125 | 150 | 100 | 150 | |
| HXXXX | f _{OUT1} | | Combon to the standard distinguishing | | | | | | | |
| | f _{OUT2} | Contact factory for additional configurations. | | | | | | | | |

Frequency select bit are weakly tied high so if left unconnected the default setting will be [111] and the device will output the associated frequency highlighted in **Bold** 0^* – denotes invalid selection, output frequency is not specified.


DSC2044 Page 3 MK-Q-B-P-D-12042614-2



Absolute Maximum Ratings

| Item | Min | Max | Unit | Condition |
|----------------|------|----------------|------|------------|
| Supply Voltage | -0.3 | +4.0 | V | |
| Input Voltage | -0.3 | $V_{DD} + 0.3$ | V | |
| Junction Temp | - | +150 | °C | |
| Storage Temp | -55 | +150 | °C | |
| Soldering Temp | - | +260 | °C | 40sec max. |
| ESD | - | | V | |
| HBM | | 4000 | | |
| MM | | 400 | | |
| CDM | | 1500 | | |

Ordering Code



Note: 1000+ years of data retention on internal memory

Specifications (Unless specified otherwise: T=25° C)

| Parameter | | Condition | Min. | Typ. | Max. | Unit |
|--|--|--|----------------------|---------------------|---------------------------|-------------------|
| Supply Voltage ¹ | V_{DD} | | 2.25 | | 3.6 | V |
| Supply Current | I_{DD} | EN pin low – outputs are disabled | | 21 | 23 | mA |
| Supply Current ² I _{DD} | | EN pin high – outputs are enabled R_L =50 Ω , F_{O1} = F_{O2} =156.25 MHz | | 60 | | mA |
| Frequency Stability | Δf | Includes frequency variations due to initial tolerance, temp. and power supply voltage | | | ±10 ±25 ±50 | ppm |
| Aging | Δf | 1 year @25°C | | | ±5 | ppm |
| Startup Time ³ | t _{su} | T=25°C | | | 5 | ms |
| Input Logic Levels Input logic high Input logic low | $egin{array}{c} egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}$ | | 0.75xV _{DD} | | - 0.25xV _{DD} | V |
| Output Disable Time ⁴ | t_{DA} | | | | 5 | ns |
| Output Enable Time | t _{EN} | | | | 20 | ns |
| Pull-Up Resistor ² | | Pull-up exists on all digital IO | | 40 | | kΩ |
| HCSL Outputs | | | | | | |
| Output Logic Levels Output logic high Output logic low | V _{OH} V _{OL} | $R_L=50\Omega$ | 0.725 - | | - 0.1 | V |
| Pk to Pk Output Swing | | Single-Ended | | 750 | | mV |
| Output Transition time ⁴ Rise Time Fall Time | t _R t _F | 20% to 80% $R_L=50\Omega$, $C_L=2pF$ | 200 | | 400 | ps |
| Frequency | f_0 | Single Frequency | 2.3 | | 460 | MHz |
| Output Duty Cycle | SYM | Differential | 48 | | 52 | % |
| Period Jitter ⁵ | J_{PER} | F ₀₁ =F ₀₂ =156.25 MHz | | 2.8 | | ps _{RMS} |
| Integrated Phase Noise | $J_{	ext{PH}}$ | 200kHz to 20MHz @156.25MHz 100kHz to 20MHz @156.25MHz 12kHz to 20MHz @156.25MHz | | 0.25 0.37 1.7 | 2 | ps _{RMS} |


Notes:

- Pin 4 V_{DD} should be filtered with 0.01uf capacitor. 1. 2.
- Output is enabled if Enable pad is floated or not connected.
- 3. t_{su} is time to 100PPM stable output frequency after V_{DD} is applied and outputs are enabled.
- Output Waveform and Test Circuit figures below define the parameters. Period Jitter includes crosstalk from adjacent output.

DSC2044 MK-Q-B-P-D-12042614-2




Nominal Performance Parameters (Unless specified otherwise: T=25° C, V_{DD}=3.3 V)



HCSL Phase jitter (integrated phase noise)


Output Waveform: HCSL



DSC2044 Page 5 MK-Q-B-P-D-12042614-2




Solder Reflow Profile



| MSL 1 @ 260°C refer to JSTD-020C | | | | | | |
|-----------------------------------|--------------|--|--|--|--|--|
| Ramp-Up Rate (200°C to Peak Temp) | 3°C/Sec Max. | | | | | |
| Preheat Time 150°C to 200°C | 60-180 Sec | | | | | |
| Time maintained above 217°C | 60-150 Sec | | | | | |
| Peak Temperature | 255-260°C | | | | | |
| Time within 5°C of actual Peak | 20-40 Sec | | | | | |
| Ramp-Down Rate | 6°C/Sec Max. | | | | | |
| Time 25°C to Peak Temperature | 8 min Max. | | | | | |

Package Dimensions

3.2 x 2.5 mm 14 Lead Plastic Package



Disclaimer:

Discera makes no warranty of any kind, express or implied, with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Discera reserves the right to make changes without further notice to materials described herein. Discera does not assume any liability arising from the application or use of any product or circuit described herein. Discera does not authorize its products for use a critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Discera's product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Discera against all charges.

DISCERA, Inc. • Phone: +1 (408) 432-8600

1961 Concourse Drive, San Jose, California 95131
• Fax: +1 (408) 432-8609 • Email: sales@discera.com

USAwww.discera.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Micrel:

DSC2044FE1-H0003 DSC2044FI2-H0001 DSC2044FE1-H0002 DSC2044FI1-H0001T