
SGLS012B - MARCH 2003 - REVISED APRIL 2008

- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Open Drain Power-On Reset With 200-ms Delay (TPS775xx)
- Open Drain Power Good (TPS776xx)
- 500-mA Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.6-V (TPS77516 Only), 1.8-V, 2.5-V, 2.8-V (TPS77628 Only), 3.3-V
 Fixed Output and Adjustable Versions
- Dropout Voltage to 169 mV (Typ) at 500 mA (TPS77x33)
- Ultralow 85 μA Typical Quiescent Current

description

The TPS775xx and TPS776xx devices are designed to have a fast transient response and be stable with a 10-μF low ESR capacitors. This combination provides high performance at a reasonable cost.

- Fast Transient Response
- 2% Tolerance Over Specified Conditions for Fixed-Output Versions
- 20-Pin TSSOP PowerPAD™ (PWP) Package
- Thermal Shutdown Protection



NC - No internal connection

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 169 mV at an output current of 500 mA for the TPS77x33) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 85 μ A over the full range of output current, 0 mA to 500 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to $\overline{\text{EN}}$ (enable) shuts down the regulator, reducing the quiescent current to 1 μ A at $T_{\text{L}1}$ = 25°C.

The RESET output of the TPS775xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS775xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.

Power good (PG) of the TPS776xx is an active high output, which can be used to implement a power-on reset or a low-battery indicator.

The TPS775xx and TPS776xx are offered in 1.5-V, 1.6-V (TPS77516 only), 1.8-V, 2.5-V, 2.8 V (TPS77628 only), and 3.3-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V for TPS77501 option and 1.2 V to 5.5 V for TPS77601 option). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS775xx and TPS776xx families are available in 20 pin TSSOP package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SGLS012B - MARCH 2003 - REVISED APRIL 2008

TPS77x33 DROPOUT VOLTAGE

FREE-AIR TEMPERATURE



TPS77x33 LOAD TRANSIENT RESPONSE



AVAILABLE OPTIONS†


_	OUTPUT VOLTAGE (V)	PACKAGED	DEVICES	
TJ	TYP	TSSOP	(PWP)	
	3.3	TPS77533PWPQ1	TPS77633PWPQ1	
	TYP TSSOP (PWP) 3.3 TPS77533PWPQ1 TPS7 2.5 TPS77525PWPQ1 TPS7 2.8 — TPS7 1.8 TPS77518PWPQ1 TPS7 1.6 TPS77516PWPQ1\$ 1.5 TPS77515PWPQ1 TPS7	TPS77625PWPQ1		
	2.8		TPS77628PWPQ1	
	1.8	TPS77518PWPQ1	TPS77618PWPQ1	
-40°C to 125°C	1.6	TPS77516PWPQ1§	_	
-40 C to 125 C	1.5	TPS77515PWPQ1	TPS77615PWPQ1	
		_	TPS77601PWPQ1	
		TPS77501PWPQ1	_	

[†] The TPS775xx has an open-drain power-on reset with a 200-ms delay function. The TPS776xx has an open-drain power good function.



[‡] The TPS77x01 is programmable using an external resistor divider (see application information). The PWP package is available taped and reeled. Add an R suffix to the device type (e.g., TPS77501QPWPRQ1).


[§] TPS77516 is Product Preview.



[†] See application information section for capacitor selection details.


Figure 1. Typical Application Configuration for Fixed Output Options

functional block diagram—adjustable version



SGLS012B - MARCH 2003 - REVISED APRIL 2008

functional block diagram—fixed-voltage version



Terminal Functions

TSSOP Package (TPS775xx)


TER	MINAL	1/0	DECORPORAL				
NAME	NO.	1/0	DESCRIPTION				
EN	5	I	Enable input				
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)				
GND	3		Regulator ground				
GND/HSINK	1, 2, 9, 10, 11, 12, 19, 20		Ground/heatsink				
IN	6, 7	I	Input voltage				
NC	4, 8, 17, 18		No connect				
OUT	13, 14	0	Regulated output voltage				
RESET	16	0	RESET output				

TSSOP Package (TPS776xx)

TER	MINAL	1/0	DECORPTION				
NAME	NO.	I/O	DESCRIPTION				
EN	5	I	Enable input				
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)				
GND	3		Regulator ground				
GND/HSINK	1, 2, 9, 10, 11, 12, 19, 20		Ground/heatsink				
IN	6, 7	I	Input voltage				
NC	4, 8, 17, 18		No connect				
OUT	13, 14	0	Regulated output voltage				
PG	16	0	PG output				



TPS775xx RESET timing diagram



[†] V_{res} is the minimum input voltage for a valid RESET. The symbol V_{res} is not currently listed within EIA or JEDEC standards for semiconductor symbology.

[‡] V_{IT} −Trip voltage is typically 5% lower than the output voltage (95%V_O) V_{IT} to V_{IT} is the hysteresis voltage.

SGLS012B - MARCH 2003 - REVISED APRIL 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range [‡] , V _I	–0.3 V to 13.5 V
Voltage range at EN	0.3 V to 16.5 V
Maximum RESET voltage (TPS775xx)	16.5 V
Maximum PG voltage (TPS776xx)	16.5 V
Peak output current	Internally limited
Output voltage, V _O (OUT, FB)	7 V
Continuous total power dissipation	See dissipation rating tables
Operating virtual junction temperature range, T _J	–40°C to 125°C
Storage temperature range, T _{stq}	65°C to 150°C
ESD rating, HBM	2 kV

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE - FREE-AIR TEMPERATURES

PACKAGE	AIR FLOW (CFM)	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
PWP§	0	2.9 W	23.5 mW/°C	1.9 W	1.5 W
PWP3	300	4.3 W	34.6 mW/°C	2.8 W	2.2 W
PWP¶	0	3 W	23.8 mW/°C	1.9 W	1.5 W
PVVP"	300	7.2 W	57.9 mW/°C	4.6 W	3.8 W

[§] This parameter is measured with the recommended copper heat sink pattern on a 1-layer PCB, 5-in × 5-in PCB, 1 oz. copper, 2-in × 2-in coverage (4 in²).

recommended operating conditions

	MIN	MAX	UNIT	
Input voltage, V _I #		2.7	10	V
0	TPS77501	1.5	5.5	\/
Output voltage range, VO	TPS77601	1.2	5.5	V
Output current, I _O (see Note 1)	0	500	mA	
Operating virtual junction temperature, T _J (see Note 1)	-40	125	°C	

[#] To calculate the minimum input voltage for your maximum output current, use the following equation: V_{I(min)} = V_{O(max)} + V_{DO(max} load)· NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



[‡] All voltage values are with respect to network terminal ground.

[¶] This parameter is measured with the recommended copper heat sink pattern on a 8-layer PCB, 1.5-in × 2-in PCB, 1 oz. copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in²) and layers 3 and 6 at 100% coverage (6 in²). For more information, refer to TI technical brief SLMA002.

electrical characteristics over recommended operating free-air temperature range, $V_I = V_{O(tvp)} + 1 V$, $I_O = 1 mA$, $\overline{EN} = 0 V$, $C_O = 10 \mu F$ (unless otherwise noted)

PARAMETER		TEST CO	TEST CONDITIONS			MAX	UNIT	
	TD077504	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	T _J = 25°C		٧o			
	TPS77501	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	$T_J = -40^{\circ}C$ to $125^{\circ}C$	0.98V _O		1.02V _O		
	TD077004	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	T _J = 25°C		٧o		.,	
	TPS77601	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	$T_J = -40^{\circ}C$ to $125^{\circ}C$	0.98V _O		1.02V _O	V	
	TD077v4F	T _J = 25°C,	$2.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		1.5			
	TPS77x15	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	2.7 V < V _{IN} < 10 V	1.470		1.530		
	TPS77516	$T_J = 25^{\circ}C$,	$2.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		1.6		V	
Output voltage (10 μA to 500 mA	17577516	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	***	1.568		1.632	V	
load) (see Note 2)	TPS77x18	$T_J = 25^{\circ}C$,	$2.8 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		1.8			
	1175//110	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	$2.8 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	1.764		1.836		
	TPS77x25	$T_J = 25^{\circ}C$,	$3.5 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		2.5			
	1F3//x25	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	$3.5 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	2.450		2.550	V	
	TPS77628	T _J = 25°C,	3.8 V < V _{IN} < 10 V		2.8		V	
	17377020	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	3.8 V < V _{IN} < 10 V	2.744		2.856		
	TPS77x33		4.3 V < V _{IN} < 10 V		3.3			
	1F3//x33	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	4.3 V < V _{IN} < 10 V	3.234		3.366		
Quiescent current (GND current)		$10 \mu A < I_O < 500 mA$,	T _J = 25°C		85		μА	
EN = 0V, (see Note 2)		$I_O = 500 \text{ mA},$	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			125	μΑ	
Output voltage line regulation ($\Delta V_O/V_O$) (see Notes 2 and 3)	/ 0)	$V_{O} + 1 V < V_{I} \le 10 V$	T _J = 25°C		0.01		%/V	
Load regulation					3		mV	
Output noise voltage (TPS77x18)		BW = 200 Hz to 100 k $C_0 = 10 \mu F$,	Hz, I _C = 500 mA T _J = 25°C		53		μVrms	
Output current limit		V _O = 0 V			1.7	2	Α	
Thermal shutdown junction temperat	ure				150		°C	
Standby current		$\overline{\text{EN}} = V_{\text{I}}, \qquad T_{\text{J}} = 25^{\circ}$	C, 2.7 V < V _I < 10 V		1		μΑ	
		$\overline{EN} = V_{J}, \qquad T_{J} = -40$ 2.7 V < V	°C to 125°C / _I < 10 V			10	μΑ	
FB input current	TPS77x01	FB = 1.5 V			2		nA	
High level enable input voltage				1.7			V	
Low level enable input voltage						0.9	V	
Power supply ripple rejection (see No	ote 2)	$f = 1 \text{ KHz}, C_0 = 10 \mu$	F, T _J = 25°C		60		dB	

NOTES: 2. Minimum IN operating voltage is 2.7 V or $V_{O(typ)}$ + 1 V, whichever is greater. Maximum IN voltage 10V.

3. If $V_0 \le 1.8 \text{ V}$ then $V_{1min} = 2.7 \text{ V}$, $V_{1max} = 10 \text{ V}$:

Line Reg. (mV) =
$$(\%/V) \times \frac{V_O(V_{Imax} - 2.7 V)}{100} \times 1000$$

If
$$V_O \ge 2.5$$
 V then $V_{lmin} = V_O + 1$ V, $V_{lmax} = 10$ V:
Line Reg. (mV) = $(\%/V) \times \frac{V_O \bigg(V_{lmax} - \bigg(V_O + 1 \ V \bigg) \bigg)}{100} \times 1000$



SGLS012B - MARCH 2003 - REVISED APRIL 2008

electrical characteristics ove<u>r re</u>commended operating free-air temperature range, $V_I = V_{O(typ)} + 1 \text{ V}$, $I_O = 1 \text{ mA}$, $\overline{EN} = 0 \text{ V}$, $C_o = 10 \ \mu\text{F}$ (unless otherwise noted) (continued)

PARAMETER			TEST C	MIN	TYP	MAX	UNIT	
	Minimum input voltage for v	alid RESET	I _{O(RESET)} = 300 μA	4		1.1		V
	Trip threshold voltage		V _O decreasing		92		98	%VO
Reset	Hysteresis voltage		Measured at VO			0.5		%Vo
(TPS775xx)	Output low voltage		V _I = 2.7 V,	IO(RESET) = 1mA		0.15	0.4	V
	Leakage current		V(RESET) = 5 V				1	μΑ
	RESET time-out delay					200		ms
	Minimum input voltage for v	alid PG	I _{O(PG)} = 300 μA			1.1		V
	Trip threshold voltage		V _O decreasing		92		98	%Vo
PG (TPS776xx)	Hysteresis voltage		Measured at VO			0.5		%VO
(11 G/ YOXX)	Output low voltage		$V_1 = 2.7 V$,	$I_{O(PG)} = 1 \text{ mA}$		0.15	0.4	V
	Leakage current		V _(PG) = 5 V				1	μΑ
	5 10		EN = 0 V		-1	0	1	
Input current (I	EN)		EN = VI		-1		1	μΑ
		TPS77628	I _O = 500 mA,	T _J = 25°C		285		
		17577020	I _O = 500 mA,	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C$			410	
Dropout voltag	Description (and Note 1)	TD077500	$I_O = 500 \text{ mA},$	T _J = 25°C		169		mV
Dropout voltage (see Note 4)	TPS77533	$I_O = 500 \text{ mA},$	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			287	IIIV	
			$I_O = 500 \text{ mA},$	T _J = 25°C		169		
		TPS77633	I _O = 500 mA,	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			287	

NOTE 4: IN voltage equals V_O(typ) – 100 mV; TPS77x15, TPS77516, TPS77x18, and TPS77x25 dropout voltage limited by input voltage range limitations (i.e., TPS77x33 input voltage needs to drop to 3.2 V for purpose of this test).


TYPICAL CHARACTERISTICS

Table of Graphs


			FIGURE
V	Outro de colto no	vs Output current	2, 3, 4
VO	Output voltage	vs Free-air temperature	5, 6, 7
	Ground current	vs Free-air temperature	8
	Power supply ripple rejection	vs Frequency	9
	Output spectral noise density	vs Frequency	10
Z _o	Output impedance	vs Frequency	11
V	December of confliction	vs Input voltage	12
V_{DO}	Dropout voltage	vs Free-air temperature	13
	Input voltage (min)	vs Output voltage	14
	Line transient response		15, 17
	Load transient response		16, 18
VO	Output voltage	vs Time	19
	Equivalent series resistance (ESR)	vs Output current	21 – 24





TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS













TPS77x33

TYPICAL CHARACTERISTICS









TPS77x33

TYPICAL CHARACTERISTICS






Figure 17

Figure 16

TYPICAL CHARACTERISTICS




Figure 20. Test Circuit for Typical Regions of Stability (Figures 21 through 24) (Fixed Output Options)

TYPICAL CHARACTERISTICS

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE† vs OUTPUT CURRENT





Figure 21

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE† vs



200

IO - Output Current - mA

Figure 23


300

400

100

0

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE[†]







Figure 22

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE[†]

OUTPUT CURRENT



† Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C₀.

500



SGLS012B - MARCH 2003 - REVISED APRIL 2008

APPLICATION INFORMATION

The TPS775xx family includes five fixed-output voltage regulators (1.5 V, 1.6 V, 1.8 V, 2.5 V, and 3.3 V), and an adjustable regulator, the TPS77501 (adjustable from 1.5 V to 5.5 V).

The TPS776xx family includes five fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.8 V, and 3.3 V), and an adjustable regulator, the TPS77601 (adjustable from 1.2 V to 5.5 V).

device operation

The TPS775xx and TPS776xx feature very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). The TPS775xx and TPS776xx use a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in β forces an increase in I_B to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS775xx and TPS776xx quiescent currents remain low even when the regulator drops out, eliminating both problems.

The TPS775xx and TPS776xx families also feature a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to $2~\mu A$. If the shutdown feature is not used, \overline{EN} should be tied to ground.

minimum load requirements

The TPS775xx and TPS776xx families are stable even at zero load; no minimum load is required for operation.

FB—pin connection (adjustable version only)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option . The output voltage is sensed through a resistor divider network to close the loop as it is shown in Figure 26. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

external capacitor requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047 μ F or larger) improves load transient response and noise rejection if the TPS775xx or TPS776xx are located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS775xx and TPS776xx require an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10 μ F and the ESR (equivalent series resistance) must be between 50 m Ω and 1.5 Ω . Capacitor values 10 μ F or larger are acceptable, provided the ESR is less than 1.5 Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described previously.



APPLICATION INFORMATION

external capacitor requirements (continued)




Figure 25. Typical Application Circuit (Fixed Versions)

programming the TPS77x01 adjustable LDO regulator

The output voltage of the TPS77x01 adjustable regulator is programmed using an external resistor divider as shown in Figure 26. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where:

 $V_{ref} = 1.1834 \text{ V}$ typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 10- μ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 110 k Ω to set the divider current at approximately 10 μ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	121	110	kΩ
3.3 V	196	110	kΩ
3.6 V	226	110	kΩ
4.75 V	332	110	kΩ

Figure 26. TPS77x01 Adjustable LDO Regulator Programming



SGLS012B - MARCH 2003 - REVISED APRIL 2008

APPLICATION INFORMATION

reset indicator

The TPS775xx features a RESET output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the RESET output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. RESET can be used to drive power-on reset circuitry or as a low-battery indicator. RESET does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low relative to its nominal regulated value (refer to timing diagram for start-up sequence).

power-good indicator

The TPS776xx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or used as a low-battery indicator.

regulator protection

The TPS775xx and TPS776xx PMOS-pass transistors have a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS775xx and TPS776xx also feature internal current limiting and thermal protection. During normal operation, the TPS775xx and TPS776xx limit output current to approximately 1.7 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.



APPLICATION INFORMATION

power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125° C; the maximum junction temperature should be restricted to 125° C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$

Where:

T₁max is the maximum allowable junction temperature.

 $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package, i.e., 32.6°C/W for the 20-terminal PWP with no airflow.

T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.



PACKAGE OPTION ADDENDUM

www.ti.com 25-Sep-2009

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
TPS77501QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS77515QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS77518QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS77525QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS77533QPWPRQ1	ACTIVE	HTSSOP	PWP	20	1	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS77601QPWPRG4Q1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS77601QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS77615QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS77618QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS77625QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS77633QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI



PACKAGE OPTION ADDENDUM

25-Sep-2009 www.ti.com

to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS77501-Q1, TPS77515-Q1, TPS77518-Q1, TPS77525-Q1, TPS77533-Q1, TPS77601-Q1, TPS77615-Q1, TPS77618-Q1, TPS77625-Q1, TPS77633-Q1:

- Catalog: TPS77501, TPS77515, TPS77518, TPS77525, TPS77533, TPS77601, TPS77615, TPS77618, TPS77625, TPS77633
 Enhanced Product: TPS77501-EP, TPS77515-EP, TPS77518-EP, TPS77525-EP, TPS77533-EP, TPS77601-EP, TPS77615-EP, TPS77618-EP, TPS77625-EP, TPS77633-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TPS77501QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	77501Q1	Samples
TPS77515QPWPRQ1	OBSOLETE	HTSSOP	PWP	20		TBD	Call TI	Call TI	-40 to 125	77515Q1	
TPS77518QPWPRQ1	OBSOLETE	HTSSOP	PWP	20		TBD	Call TI	Call TI	-40 to 125	77518Q1	
TPS77525QPWPRQ1	OBSOLETE	HTSSOP	PWP	20		TBD	Call TI	Call TI	-40 to 125	7525Q1	
TPS77533QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	77533Q1	Samples
TPS77601QPWPRG4Q1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	77601Q1	Samples
TPS77601QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	77601Q1	Samples
TPS77615QPWPRQ1	OBSOLETE	HTSSOP	PWP	20		TBD	Call TI	Call TI	-40 to 125	77615Q1	
TPS77618QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	77618Q1	Samples
TPS77625QPWPRQ1	OBSOLETE	HTSSOP	PWP	20		TBD	Call TI	Call TI	-40 to 125	77625Q1	
TPS77633QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	77633Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





11-Apr-2013

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS77501-Q1, TPS77515-Q1, TPS77518-Q1, TPS77525-Q1, TPS77533-Q1, TPS77601-Q1, TPS77615-Q1, TPS77618-Q1, TPS77625-Q1, TPS77633-Q1:


- Catalog: TPS77501, TPS77515, TPS77518, TPS77525, TPS77533, TPS77601, TPS77615, TPS77618, TPS77625, TPS77633
- Enhanced Product: TPS77501-EP, TPS77515-EP, TPS77518-EP, TPS77525-EP, TPS77533-EP, TPS77601-EP, TPS77615-EP, TPS77618-EP, TPS77625-EP, TPS77633-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153




THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions


4206332-13/AE 04/13

NOTE: A. All linear dimensions are in millimeters



PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-20/AD 01/13

NOTE: A. All linear dimensions are in millimeters




THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-21/AD 01/13

NOTE: A. All linear dimensions are in millimeters




THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-23/AD 01/13

NOTE: A. All linear dimensions are in millimeters

⚠ Exposed tie strap features may not be present.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>