

M62023L, P, FP

System Reset IC with Switch for 3V Memory Back-up

REJ03D0528-0100 Rev.1.00 Mar. 11, 2005

General Description

The M62023L/P/FP is a system reset IC that controls the memory backup function of an SRAM and an embedded RAM of a microcontroller.

The IC outputs reset signals (RES/ \overline{RES}) to a microcontroller at power-down and power failure. It also shifts the power supply to RAMs from main to backup, outputs a signal (\overline{CS}) that invokes standby mode, and alters RAMs to backup circuit mode.


Features


- Built-in switch for selection between main power supply and backup power supply to RAMs
- Small difference between input and output voltages ($I_{OUT} = 80 \text{mA}$, $V_{IN} = 3 \text{V}$): 0.15V typ.
- Detection voltage (power supply monitor voltage): 2.57V typ.
- Chip select signal output (\overline{CS})
- Two channels of reset outputs (RES/RES)
- Power on reset circuit.

Application


Power supply control systems for memory of microcontroller systems in electronic equipment such as OA equipment, industrial equipment, and home-use electronic appliances and SRAM boards with built-in backup function that require switching between external power supply and battery.

Pin Arrangement





Block Diagram



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions	
Input voltage	V _{IN}	7	V		
Output current	l _{out}	100	mA		
Power dissipation	P _d	800 (L) / 625 (P) / 440 (FP)	mW		
Thermal derating	K_{θ}	8 (L) / 6.25 (P) / 4.4 (FP)	mW/°C	Ta ≥ 25°C	
Operating temperature	Topr	−20 to +75	°C		
Storage temperature	Tstg	-40 to +125	°C		

Note: Ta=25°C, unless otherwise noted.

Electrical Characteristics

Item	Sysbol	Min	Тур	Max	Unit	Tes	t Conditions
Detection voltage	Vs	2.44	2.57	2.70	V	V _{IN} (At change from H→L)	
Hysteresis voltage	ΔVs	50	100	200	mV	$\Delta V_S = V_{SH} - V_{SL}$	
Circuit current	Icc	_	1.5	3.0	mA	I _{OUT} =0mA	V _{IN} =2V
		_	6.5	10			V _{IN} =3V
Difference between input and	\/	_	0.1	0.2	V	V _{IN} =3V	I _{OUT} =50mA
output voltage	V_{DROP}	_	0.15	0.3	V		I _{OUT} =80mA
Ct output voltage (high level)	$V_{OH(Ct)}$	2.0	2.4	_	V	V _{IN} =3V* ¹	
Ct output voltage (low level)	$V_{OL(Ct)}$	_	0.02	0.1	V	V _{IN} =2V*1	
RES output voltage (high level)	V _{OH(RES)}	1.5	2.0	_	V	V _{IN} =2V*1	
RES output voltage (low level)			0.02	_	٧	$V_{IN}=3V^{*1}$	
	V _{OL(RES)}	_	0.04	0.2		V _{IN} =3V, Isink	k=1mA
RES output voltage (high level)	$V_{OH(\overline{RES})}$	2.5	3.0	_	V	V _{IN} =3V* ¹	
RES output voltage (low level)	V _{OL(RES)}	_	0.02	_	V	V _{IN} =2V* ¹	
		_	0.04	0.2		V _{IN} =2V, Isink=1mA	
CS output voltage (high level)	V _{OH(CS)}	1.3	1.6	_	V	V _{IN} =2V* ²	
		2.40	2.47	_	V	V _{IN} =0V, V _{BAT} =3V* ²	
CS output voltage (low level)	\/	_	0.07	_	V	V _{IN} =3V* ¹	
	$V_{OL(\overline{CS})}$		0.08	0.3		V _{IN} =3V, Isink=1mA	
Backup Di leak current	I-	_	_	±0.5	μΑ	V _{BAT} =3V	V _{IN} =3V
	I _R			±0.5			V _{IN} =0V
Backup Di forward direction	V _F		0.54	0.6	V	I _F =10μA	
voltage	٧F			0.0	v		
Delay time	tpd	10	27	55	ms	$V_{IN}=0V\rightarrow 3V$	Ct=4.7μF
Response time	td	_	5.0	25.0	μs	$V_{IN}=3V\rightarrow 2V$	
RES limit voltage of operation	$V_{OPL(\overline{RES})}$	_	0.65	_	V	*3	


Notes Ta=25°C, unless otherwise noted.

- 1. Regarding conditions to measure V_{OH} and V_{OL} , voltage values are generated by internal resistance only and no external resistor is used.
- 2. These values are produced inserting an external resistor, $R_{\overline{CS}} = 1M\Omega$, between the \overline{CS} pin and GND.
- 3. With no external resistor ($10k\Omega$ internal resistance only).

Explanation of Terminals

Pin No.	Symbol	Name	Function	
1	V _{OUT}	Power supply output	V_{IN} and V_{BAT} are controlled by means of an internal switch and output through V_{OUT} . The pin is capable of outputting up to 100mA. Use it as V_{DD} of CMOS RAM and the like.	
2	V_{BAT}	Backup power supply input	Backup power supply is connected to this pin. If a lithium battery is used, insert a resistor in series for safety purposes.	
3	V _{IN}	Power supply input	+3V input pin. Connect to a logic power supply.	
4	Ct	Delay capacitor connection pin	A delay capacitor is connected to this pin. By connecting a capacitor, it is possible to delay each output.	
5	RES	Positive reset output	Connect to the positive reset input of a microcontroller. The pin is capable of flowing 1mA sink current.	
6	GND	Ground	Reference for all signals.	
7	RES	Negative reset output	Connect to the negative reset input of a microcontroller. The pin is capable of flowing 1mA sink current.	
8	CS	Chip select output	Connect to the Chip Select of RAM. The CS output is at low level in normal state thereby letting RAM be active. Under failure or backup condition, the CS output is set to high level, then RAM enters standby state disabling read/write function. The pin is capable of flowing a 1mA sink current.	

Application Example




Configuration

<Power supply detector>

The internal reference voltage Vref is compared by means of a comparator with resistor divided voltage VR (resistor-divided voltage produced by R1 and R2 from VIN).

If the input voltage is 3V, VR is set to 1.24V or higher, so the comparator output is at low level and the Ct output (Q1 collector output) is set to high level. If the input voltage drops to below 2.57V in an abnormal condition, VR becomes below 1.24V, so the comparator output goes from low to high level and the Ct output, from high to low. The input voltage at this point is called VSL. Next, when the input voltage, restored from abnormal state, has a rise, the comparator output goes from high to low level and the Ct output, from low to high.

The comparator used for detection has 100 mV hysteresis ($\Delta V \text{s}$), so that malfunctioning is prevented in case that the input voltage slowly drops or VR nearly equals Vref.



<Delay Circuit>

Connecting an external capacitor to the Ct pin lets RES, \overline{RES} , \overline{CS} , and VOUT be delayed due to RC transient phenomenon (electric charge).


Delay time is determined as follows.

Delay time (tpd) = Ct×R3×In
$$\frac{[VoH(Ct)-VoL(Ct)]}{[VoH(Ct)-INV1(VTH)]}$$
$$= Ct×22kΩ×0.2389$$
$$\cong 5.26×103×Ct$$

Note: Ct is an external capacitance.

Taking into consideration the time taken by the oscillator of microcomputer to be stable, connect a $4.7\mu F$ capacitor to the Ct pin.


(As the response time of detection can be slowed due to internal structure depending on the rising rate of power supply, avoid connecting a too large capacitance.)




Delayed output waveforms of Ct

<Schmitt trigger circuit>

Since waveforms show a gentle rise due to the RC delay circuit, INV1, INV2, and R6 constitute a Schmitt trigger circuit to produce hysteresis so as to prevent each output from chattering.





Timing Chart




	Input voltage							
	In normal operation	In failure (instantaneous drop)	Restoration from failure (instantaneous drop)	In backup state				
Output pin	Input voltage: 3V	Input voltage: 3V→2V Each output varies if the input voltage drops to V _{SL} or under	Input voltage: 2V→3V If the input voltage goes higher than V _{SL} by 100mV, each output varies after delay produced by the delay circuit.	Input voltage: 0V Backup voltage: 3V				
V _{OUT}	With SW Tr. set to ON, a voltage (V _{IN} -V _{DROP}) is output.	SW Tr. is turned OFF. A voltage (V _{IN} -V _{EB}) is output by the diode between E and B of SW Tr.	SW Tr. is turned ON after delay and a voltage (V _{IN} -V _{DROP}) is output.	V _{BAT} -V _F				
RES	The output level is $V_{OL(RES)}$ with a logic low.	As the state shifts from a logic low to logic high, the output level becomes approximately equal to the input voltage.	A logic high is maintained, and then shifts to a logic low.					
RES	The output level is $V_{\text{OH(RES)}}$ with a logic high.	As the state shifts from a logic high to logic low, the output level becomes V _{OL(RES)}	A logic low is maintained, and then shifts to a logic high.					
CS	The output level is $V_{\text{OL}(\overline{CS})}$ with a logic low.	As the state shifts from a logic low to logic high, the output level becomes the voltage $V_{\text{IN}}\text{-}V_{\text{EB}}$.	A logic high is maintained, and then shifts to a logic low.	The output is a logic high and the output level is V _{BAT} -V _F				

Typical Characteristics









Ambient temperature Ta (°C)


External capacitance connected

to the Ct pin Ct (µF)

Package Dimensions







Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology

- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

RENESAS SALES OFFICES

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com