

High Performance Triple Universal Filter Building Block

FEATURES

- Three Filters in a Single Package
- Up to 6th Order Filter Functions
- Center Frequency Range up to 35kHz
- $f_0 \times Q$ Product up to 1MHz
- *Guaranteed* Center Frequency and Q Accuracy Over Temperature
- *Guaranteed* Low Offset Voltages Over Temperature
- 90dB Signal-to-Noise Ratio
- Operation from Single 4.7V Supply, Up to $\pm 8V$
- *Guaranteed* Filter Specifications with $\pm 5V$ Supply and $\pm 2.37V$ Supply
- Low Power Consumption with Single 5V Supply
- Clock Inputs T²L and CMOS Compatible
- Available in 20-Pin DIP and 20-Pin SO Wide Package

APPLICATIONS

- High Order, Wide Frequency Range Bandpass, Lowpass, Notch Filters
- Low Power Consumption, Single 5V Supply, Clock-Tunable Filters
- Tracking Filters
- Antialiasing Filters

DESCRIPTION

The LTC[®]1061 consists of three high performance, universal filter building blocks. Each filter building block together with an external clock and 2 to 5 resistors can produce various second order functions which are available at its three output pins. Two out of three always provide lowpass and bandpass functions while the third output pin can produce highpass or notch or allpass. The center frequency of these functions can be tuned with an external clock or an external clock and a resistor ratio. For $Q < 5$, the center frequency ranges from 0.1Hz to 35kHz. For Q s of 10 or above, the center frequency ranges from 0.1Hz to 28kHz.


The LTC1061 can be used with single or dual supplies ranging from $\pm 2.37V$ to $\pm 8V$ (or 4.74V to 16V). When the filter operates with supplies of $\pm 5V$ and above, it can handle input frequencies up to 100kHz.

The LTC1061 is compatible with the LTC1059 single universal filter and the LTC1060 dual. Higher than 6th order functions can be obtained by cascading the LTC1061 with the LTC1059 or LTC1060. Any classical filter realization can be obtained.


LT, LTC and LT are registered trademarks of Linear Technology Corporation. LTCMOS[™] is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

6th Order, Clock-Tunable, 0.5dB Ripple Chebyshev BP Filter



Amplitude Response



ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage	18V
Power Dissipation	500mW
Operating Temperature Range	
LTC1061AC, LTC1061C	$-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$
LTC1061AM, LTC1061M	$-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION

TOP VIEW N PACKAGE 20-LEAD PLASTIC DIP SW PACKAGE 20-LEAD PLASTIC SO WIDE $T_{JMAX} = 100^{\circ}\text{C}$, $\theta_{JA} = 100^{\circ}\text{C/W}$ (N) $T_{JMAX} = 100^{\circ}\text{C}$, $\theta_{JA} = 85^{\circ}\text{C/W}$ (SW) J PACKAGE 20-LEAD CERAMIC DIP $T_{JMAX} = 125^{\circ}\text{C}$, $\theta_{JA} = 100^{\circ}\text{C/W}$ (J) OBSOLETE PACKAGE Consider the N20 Package for Alternate Source	ORDER PART NUMBER
	LTC1061ACN LTC1061CN LTC1061CSW LTC1061AMJ LTC1061MJ LTC1061ACJ LTC1061CJ
Order Options Tape and Reel: Add #TR Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/	

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS (Complete Filter) The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $V_S = \pm 5\text{V}$, $T_A = 25^{\circ}\text{C}$, $T^2\text{L}$ clock input level, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Center Frequency Range, f_0	$f_0 \times Q \leq 175\text{kHz}$, Mode 1, $V_S = \pm 7.5\text{V}$ $f_0 \times Q \leq 1.6\text{MHz}$, Mode 1, $V_S = \pm 7.5\text{V}$ $f_0 \times Q \leq 75\text{kHz}$, Mode 3, $V_S = \pm 7.5\text{V}$ $f_0 \times Q \leq 1\text{MHz}$, Mode 3, $V_S = \pm 7.5\text{V}$		0.1–35k 0.1–25k 0.1–25k 0.1–17k		Hz Hz Hz Hz
Input Frequency Range			0–200k		Hz
Clock-to-Center Frequency Ratio, f_{CLK}/f_0	Sides A, B: Mode 1, $R1 = R3 = 50\text{k}$ $R2 = 5\text{k}$, $Q = 10$, $f_{CLK} = 250\text{kHz}$ Pin 7 High. Side C: Mode 3, $R1 = R3 = 50\text{k}$ $R2 = R4 = 5\text{k}$, $f_{CLK} = 250\text{kHz}$ Same as Above, Pin 7 at Mid-Supplies, $f_{CLK} = 500\text{kHz}$	● ● ● ●		50±0.6% 50±1.2% 100±0.6% 100±1.2%	
Clock-to-Center Frequency Ratio, Side-to-Side Matching LTC1061			1.2%		
Q Accuracy	Sides A, B, Mode 1 Side C, Mode 3	● ●	±2 ±3	5 5	% %
LTC1061A LTC1061	$f_0 \times Q \leq 50\text{kHz}$, $f_0 \times Q \leq 5\text{kHz}$				

1061fe

ELECTRICAL CHARACTERISTICS (Complete Filter) The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $V_S = \pm 5V$, $T_A = 25^\circ C$, T^2L clock input level, unless otherwise specified.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f_0 Temperature Coefficient	Mode 1, 50:1, $f_{CLK} < 300kHz$			± 1		ppm/ $^\circ C$
Q Temperature Coefficient	Mode 1, 100:1, $f_{CLK} < 500kHz$			± 5		ppm/ $^\circ C$
	Mode 3, $f_{CLK} < 500kHz$			± 5		ppm/ $^\circ C$
DC Offset Voltage						
V_{OS1} , Figure 23		●		2	15	mV
V_{OS2}	$f_{CLK} = 250kHz$, 50:1	●		3	30	mV
V_{OS2}	$f_{CLK} = 500kHz$, 100:1	●		6	60	mV
V_{OS3} , LTC1061CN, ACN/LTC1061CS	$f_{CLK} = 250kHz$, 50:1	●		3	20/25	mV
V_{OS3} , LTC1061CN, ACN/LTC1061CS	$f_{CLK} = 500kHz$, 100:1	●		6	40/50	mV
Clock Feedthrough	$f_{CLK} < 1MHz$			0.4		mV _{RMS}
Maximum Clock Frequency	Mode 1, Q < 5, $V_S \geq \pm 5$			2.5		MHz
Power Supply Current		●	6	8	11 15	mA mA

(Complete Filter) The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $V_S = \pm 2.37V$, $T_A = 25^\circ C$, unless otherwise specified.










Center Frequency Range, f_0	$f_0 \times Q \leq 120kHz$, Mode 1, 50:1 $f_0 \times Q \leq 120kHz$, Mode 3, 50:1			0.1–12k 0.1–10k		Hz Hz
Input Frequency Range				0–20k		Hz
Clock-to-Center Frequency Ratio	50:1, $f_{CLK} = 250kHz$, Q = 10 Sides A, B: Mode 1 Side C, Mode 3, 250kHz 100:1, $f_{CLK} = 500kHz$, Q = 10 Sides A, B: Mode 1 Side C: Mode 3			50 $\pm$ 0.6% 50 $\pm$ 1.0% 100 $\pm$ 0.6% 100 $\pm$ 1.0%		
Q Accuracy						
LTC1061A	Same as Above			± 2		%
LTC1061				± 3		%
Maximum Clock Frequency				700		kHz
Power Supply Current				4.5	6	mA

(Internal Op Amps) The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ C$, unless otherwise specified.


Supply Voltage Range			± 2.37	± 9		V
Voltage Swings						
LTC1061A	$V_S = \pm 5V$, $R_L = 5k$ (Pins 1,2,13,14,19,20)		± 4.0	± 4.2		V
LTC1061	$V_S = \pm 5V$, $R_L = 3.5k$ (Pins 3,12,18)		± 3.8	± 4.2		V
LTC1061, LTC1061A		●	± 3.6			V
Output Short-Circuit Current						
Source/Sink	$V_S = \pm 5V$			40/3		mA
DC Open-Loop Gain	$V_S = \pm 5V$, $R_L = 5k$			80		dB
GBW Product	$V_S = \pm 5V$			3		MHz
Slew Rate	$V_S = \pm 5V$			7		V/ μs

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

TYPICAL PERFORMANCE CHARACTERISTICS

Mode 1, Mode 3 (f_{CLK}/f_0)
Deviation vs QMode 1, Mode 3 (f_{CLK}/f_0)
Deviation vs QMode 3: Deviation of (f_{CLK}/f_0)
with Respect to Q = 10
MeasurementMode 1: (f_{CLK}/f_0) = 50:1Mode 1: (f_{CLK}/f_0) = 100:1Mode 3: (f_{CLK}/f_0) = 50:1Mode 3: (f_{CLK}/f_0) = 100:1 f_{CLK}/f_0 vs f_0 Power Supply Current vs
Supply Voltage

BLOCK DIAGRAM



PIN DESCRIPTION AND APPLICATION HINTS

Power Supplies (Pins 10, 15)

They should be bypassed with 0.1μF disc ceramic. Low noise, nonswitching, power supplies are recommended. The device operates with a single 5V supply, Figure 1, and with dual supplies. The absolute maximum operating power supply voltage is ±9V.

Clock and Level shift (Pins 8, 9)

When the LTC1061 operates with symmetrical dual supplies the level shift Pin 9 should be tied to analog ground. For single 5V supply operation, the level shift pin should be tied to Pin 15 which will be the system ground. The typical logic threshold levels of the clock pin are as follows: 1.65V above the level shift pin for ±5V supply operation, 1.75V for ±7.5V and above, and 1.4V for single 5V supply operation. The logic threshold levels vary ±100mV over the full military temperature range. The recommended duty cycle of the input clock is 50% although for clock

frequencies below 500kHz the clock “on” time can be as low as 300ns. The maximum clock frequency for ±5V supplies and above is 2.4MHz.

S1_A, S1_B (Pins 5, 16)

These are voltage input pins. If used, they should be driven with a source impedance below 5kΩ. When they are not used, they should be tied to the analog ground Pin 6.

AGND (Pin 6)

When the LTC1061 operates with dual supplies, Pin 6 should be tied to system ground. When the LTC1061 operates with a single positive supply, the analog ground pin should be tied to 1/2 supply, Figure 1. The positive input of all the internal op amps, as well as the common reference of all the internal switches, are internally tied to the analog ground pin. Because of this, a “clean” ground is recommended.

PIN DESCRIPTION AND APPLICATION HINTS




Figure 1. The 6th Order LP Butterworth Filter of Figure 5 Operating with a Single 5V Supply

50/100/Hold (Pin 7)

By tying Pin 7 to V^+ , the filter operates with a clock-to-center frequency internally set at 50:1. When Pin 7 is at mid-supplies, the filter operates with a 100:1 clock-to-center frequency ratio. Table 1 shows the allowable variation of the potential at Pin 7 when the 100:1 mode is sought.

When Pin 7 is shorted to the negative supply pin, the filter operation is stopped and the bandpass and lowpass output act as a sample-and-hold circuit holding the last sample of the input voltage. The hold step is around 2mV and the droop rate is 150 μ V/sec.

Table 1

TOTAL POWER SUPPLY (V)	VOLTAGE RANGE OF PIN 7 FOR 100:1 OPERATION (V)
5	2.5 ± 0.5
10	5 ± 1
15	7.5 ± 1.5

Clock Feedthrough

This is defined as the amplitude of the clock frequency appearing at the output pins of the device, Figure 2. Clock feedthrough is measured with all three sides of the LTC1061 connected as filters. The clock feedthrough mainly depends on the magnitude of the power supplies and it is independent from the input clock levels, clock frequency and modes of operation.

The Table 2 illustrates the typical clock feedthrough numbers for various power supplies.




Figure 2. Typical Clock Feedthrough of the LTC1061 Operating with $\pm 5V$ Supplies. Top Trace is the Input Clock Swinging 0V to 5V and Bottom Trace is One of the Lowpass Outputs with Zero or DC Input Signals.

Table 2

POWER SUPPLY (V)	CLOCK FEEDTHROUGH (V_{RMS})
± 2.5	0.2
± 5	0.4
± 8	0.8

Definition of Filter Functions

Refer to LTC1060 data sheet.

MODES OF OPERATION




Figure 6. Measures Frequency Response of the Lowpass Butterworth Filter of Figure 3

2. Secondary Modes: Mode 1b – It is derived from Mode 1. In Mode 1b, Figure 7, two additional resistors, R5 and R6, are added to attenuate the amount of voltage fed back from the lowpass output into the input of the S_A (S_B) switched capacitor summer. This allows the filter clock-to-center frequency ratio to be adjusted beyond 50:1 (or 100:1). Mode 1b still maintains the speed advantages of Mode 1. Figure 8 shows the 3 lowpass sections of the LTC1061 in cascade resulting in a Chebyshev lowpass filter. The side A of the IC is connected in Mode 1b to provide the first resonant frequency below the cutoff frequency of the filter. The practical ripple, obtained by using a non-A version of the LTC1061 and 1% standard resistor values, was 0.15dB. For this 6th order lowpass,




Figure 7. Mode 1b: 2nd Order Filter Providing Notch, Bandpass, Lowpass

the textbook Qs and center frequencies normalized to the ripple bandwidth are: $Q_1 = 0.55$, $f_{01} = 0.71$, $Q_2 = 1.03$, $F_{02} = 0.969$, $Q_3 = 3.4$, $F_{03} = 1.17$. The design was done with speed in mind. The higher (Q_3 , F_{03}) section was in Mode 1 and placed in the side B of the LTC1061. The remaining two center frequencies were then normalized with respect to the center frequency of side B; this changes the ratio of clock-to-cutoff frequency from 50:1 to $50 \times 1.17 = 58.5:1$. As shown in Figure 9, the maximum cutoff frequency is about 33kHz. The total wideband output noise is $220\mu V_{RMS}$ and the measured output DC offset voltage is 60mV.




Figure 8. 6th Order Chebyshev, Lowpass Filter Using 3 Different Modes of Operation for Speed Optimization




Figure 9. Amplitude Response of the 6th Order Chebyshev Lowpass Filter of Figure 8



Figure 14 shows the measured frequency response of the circuit topology, Figure 12, but with pole/zero locations configured to provide a high Q, 6th order elliptic bandpass filter operating with a clock-to-center frequency ratio of 50:1 or 100:1. The theoretical passband ripple, stopband attenuation and stopband to ripple bandwidth ratio are 0.5dB, 56dB, 5:1 respectively. The obtained results with 1% standard resistor values closely match the theoretical frequency response. For this application, the normalized

Lowpass filters with stopband notches can also be realized by using Figure 12 provided that 6th order lowpass filter approximations with 2 stopband notches can be synthesized. Literature describing elliptic double terminated (RLC)



MODES OF OPERATION

Figure 18 shows the plotted amplitude responses of a 6th order notch filter operating again with a clock-to-center notch frequency ratio of 250:1. The theoretical notch depth is 70dB and when the notch is centered at 1kHz its width is 50Hz. Two small, noncritical capacitors were used across the R21 and R22 resistors of Figure 16, to band-limit the first two highpass outputs such that the practical notch depth will approach the theoretical value. With these two fixed capacitors, the notch frequency can be swept within a 3:1 range.

When the circuit of Figure 16 is used to realize lowpass elliptic filters, a capacitor across R_g raises the order of the filter and at the same time eliminates any small clock feedthrough. This is shown in Figure 19 where the amplitude response of the filter is plotted for 3 different cutoff frequencies. When the clock frequency equals or exceeds 1MHz, the stopband notches lose their depth due to the finite bandwidth of the internal op amps and to the small crosstalk between the different sides of the LTC1061. The lowpass filter, however, does not lose its passband accuracy and it maintains nearly all of its attenuation slope. The theoretical performance of the 7th order lowpass filter of Figure 19 is 0.2dB passband ripple, 1.5:1 stopband-to-cutoff frequency ratio, and 73dB stopband attenuation. Without any tuning, the obtained results closely approximate the textbook response.





Figure 18. 6th Order Band Reject Filter Operating with a Clock-to-Center Notch Frequency Ratio of 250:1. The Ratio of 0dB to the -65dB Notch Width is 8:1.



NOTE: ADD A CAPACITOR C ACROSS R_g TO CREATE A 7TH ORDER LOWPASS SUCH AS $(1/2\pi R_g C) = (\text{CUTOFF FREQUENCY}) \times 0.38$

1061 F19

Figure 19. Frequency Responses of a 7th Order Lowpass Elliptic Filter Realized with Figure 16 Topology

Mode 2 – This is a combination of Mode 1 and Mode 3, Figure 20. With Mode 2, the clock-to-center frequency ratio, f_{CLK}/f_0 , is always less than 50:1 or 100:1. When compared to Mode 3 and for applications requiring 2nd order section with f_{CLK}/f_0 slightly less than 100 or 50:1, Mode 2 provides less sensitivity to resistor tolerances. As in Mode 1, Mode 2 has a notch output which directly depends on the clock frequency and therefore the notch frequency is always less than the center frequency, f_0 , of the 2nd order section.




Figure 20. Mode 2: 2nd Order Filter Providing Notch, Bandpass, Lowpass

MODES OF OPERATION

Figure 21 shows the side A of the LTC1061 connected in Mode 2 while sides B and C are in Mode 3a. This topology can be used to synthesize elliptic bandpass, highpass and notch filters. The elliptic highpass of Figure 17 is synthesized again, Figure 22, but the clock is now locked onto the




Figure 21. LTC1061 with Side A is Connected in Mode 2 While Side B, C are in Mode 3a. Topology is Useful for Elliptic Highpass, Notch and Bandpass Filters.




Figure 22. 6th Order Elliptic Highpass Filter Operating with a Clock-to-Cutoff Frequency Ratio of 75:1 and Using the Topology of Figure 21

higher frequency notch provided by the side A of the LTC1061. As shown in Figure 22, the highpass corner frequency is 3.93kHz and the higher notch frequency is 3kHz while the filter operates with a 300kHz clock. The center frequencies, Q_s , and notches of Figure 22, when normalized to the highpass cutoff frequency, are ($f_{01} = 1.17$, $Q_1 = 2.24$, $f_{n1} = 0.242$, $f_{02} = 1.96$, $Q_2 = 0.7$, $f_{n2} = 0.6$, $f_{03} = 0.987$, $f_{n3} = 0.753$, $Q_3 = 10$). When compared with the topology of Figure 16, this approach uses lower and more restricted clock frequencies. The obtained notch in Mode 2 is shallower although the topology is more efficient.

Output Noise

The wideband RMS noise of the LTC1061 outputs is nearly independent from the clock frequency. The LTC1061 noise when operating with $\pm 2.5V$ supply is lower, as Table 3 indicates. The noise at the bandpass and lowpass outputs increases rough as the $\sqrt{Q}$. Also the noise increases when the clock-to-center frequency ratio is altered with external resistors to exceed the internally set 100:1 or 50:1 ratios. Under this condition, the noise increases square root-wise.

Output Offsets

The equivalent input offsets of the LTC1061 are shown in Figure 23. The DC offset at the filter bandpass output is always equal to V_{OS3} . The DC offsets at the remaining two outputs (Notch and LP) depend on the mode of operation and external resistor ratios. Table 4 illustrates this.

It is important to know the value of the DC output offsets, especially when the filter handles input signals with large dynamic range. As a rule of thumb, the output DC offsets increase when:

1. The Q_s decrease
2. The ratio (f_{CLK}/f_0) increases beyond 100:1. This is done by decreasing either the (R_2/R_4) or the $R_6/(R_5 + R_6)$ resistor ratios.

MODES OF OPERATION

Table 3. Wideband RMS Noise

$V_S (\pm V)$	f_{CLK}/f_0	NOTCH/HP (μV_{RMS})	BP (μV_{RMS})	LP (μV_{RMS})	CONDITIONS
5.0	50:1	45	55	70	Mode 1, $R_1 = R_2 = R_3$ $Q = 1$
5.0	100:1	65	65	85	
2.5	50:1	30	30	45	
2.5	100:1	40	40	60	
5.0	50:1	18	150	150	Mode 1, $Q = 10$ $R_1 = R_3$ for BP Out $R_1 = R_2$ for LP Out
5.0	100:1	20	200	200	
2.5	50:1	15	100	100	
2.5	100:1	17	140	140	
5.0	50:1	57	57	62	Mode 3, $R_1 = R_2 = R_3 = R_4$ $Q = 1$
5.0	100:1	72	72	80	
2.5	50:1	40	40	42	
2.5	100:1	50	50	53	
5.0	50:1	135	120	140	Mode 3, $R_2 = R_4$, $Q = 10$ $R_3 = R_1$ for BP Out $R_4 = R_1$ for LP and HP Out
5.0	100:1	170	160	185	
2.5	50:1	100	88	100	
2.5	100:1	125	115	130	





Figure 23. Equivalent Input Offsets of 1/3 LTC1061 Filter Building Block

Table 4

MODE	V_{OSN} PIN 3 (18)	V_{OSBP} PIN 2 (19)	V_{OSLP} PIN 1 (20)
1	$V_{OS1} [(1/Q) + 1 + H_{OLP}] - V_{OS3}/Q$	V_{OS3}	$V_{OSN} - V_{OS2}$
1b	$V_{OS1} [(1/Q) + 1 + R_2/R_1] - V_{OS3}/Q$	V_{OS3}	$\sim (V_{OSN} - V_{OS2})(1 + R_5/R_6)$
2	$[V_{OS1} (1 + R_2/R_1 + R_2/R_3 + R_2/R_4) - V_{OS3}(R_2/R_3)] \times [R_4/(R_2 + R_4)] + V_{OS2}[R_2/(R_2 + R_4)]$	V_{OS3}	$V_{OSN} - V_{OS2}$
3	V_{OS2}	V_{OS3}	$V_{OS1} (1 + R_4/R_1 + R_4/R_2 + R_4/R_3) - V_{OS2}(R_4/R_2) - V_{OS3} (R_4/R_3)$


PACKAGE DESCRIPTION

J Package 20-Lead Cerdip (Narrow .300 Inch, Hermetic) (Reference LTC DWG # 05-08-1110)



OBSOLETE PACKAGE

N Package 20-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510)



[illegible]

- ## RELATED PARTS

16