

DM74AS874

Dual 4-Bit D-Type Edge-Triggered Flip-Flop

General Description

These dual 4-bit inverting registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the DM74AS874 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package, while all outputs are on the other side.

Features


- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly
- Space saving 300 mil wide package
- Bus structured pinout

Ordering Code:

Order Number	Package Number	Package Description
DM74AS874WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
DM74AS874NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram




Function Table

Inputs				Output
$\overline{\text{CLR}}$	D	CLK	$\overline{\text{OC}}$	Q
X	X	X	H	Z
L	X	X	L	L
H	H	$\uparrow$	L	H
H	L	$\uparrow$	L	L
H	X	L	L	Q_0

L = LOW State
 H = HIGH State
 X = Don't Care
 $\uparrow$ = Positive Edge Transition
 Z = High Impedance State
 Q_0 = Previous Condition of Q

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	47.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V_{CC}	Supply Voltage	4.5	5	5.5	V
V_{IH}	HIGH Level Input Voltage	2			V
V_{IL}	LOW Level Input Voltage			0.8	V
I_{OH}	HIGH Level Output Current			-15	mA
I_{OL}	LOW Level Output Current			48	mA
f_{CLK}	Clock Frequency	0		80	MHz
t_{WCLK}	Width of Clock Pulse				ns
	HIGH	3			
	LOW	6			
t_{WCLR}	Width of Clear Pulse				ns
t_{SU}	Setup Time				ns
(Note 2)	Data	4↑			
	Clear Inactive	5↑			
t_H	Data Hold Time (Note 2)	1↑			ns
T_A	Free Air Operating Temperature	0		70	°C

Note 2: The (↑) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^\circ C$.


Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{IK}	Input Clamp Voltage	$V_{CC} = 4.5V$, $I_I = -18\text{ mA}$			-1.2	V
V_{OH}	HIGH Level Output Voltage	$V_{CC} = 4.5V$, $V_{IL} = V_{IL\text{ Max}}$, $I_{OH} = \text{Max}$	2.4	3.3		V
		$I_{OH} = -2\text{ mA}$, $V_{CC} = 4.5V\text{ to }5.5V$	$V_{CC} - 2$			
V_{OL}	LOW Level Output Voltage	$V_{CC} = 4.5V$, $V_{IH} = 2V$, $I_{OL} = \text{Max}$		0.35	0.5	V
I_I	Input Current at Max Input Voltage	$V_{CC} = 5.5V$, $V_{IH} = 7V$			0.1	mA
I_{IH}	HIGH Level Input Current	$V_{CC} = 5.5V$, $V_{IH} = 2.7V$			20	μA
I_{IL}	LOW Level Input Current	$V_{CC} = 5.5V$, $V_{IL} = 0.4V$			-0.5	mA
I_O (Note 3)	Output Drive Current	$V_{CC} = 5.5V$, $V_O = 2.25V$	-30		-112	mA
I_{OZH}	OFF-State Output Current, HIGH Level Voltage Applied	$V_{CC} = 5.5V$, $V_{IH} = 2V$, $V_O = 2.7V$			50	μA
I_{OZL}	OFF-State Output Current, LOW Level Voltage Applied	$V_{CC} = 5.5V$, $V_{IH} = 2V$, $V_O = 0.4V$			-50	μA
I_{CC}	Supply Current	$V_{CC} = 5.5V$				mA
		Outputs OPEN	Outputs HIGH	82	133	
			Outputs LOW	92	149	
			Outputs Disabled	100	160	

Note 3: The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, I_{OS} .

Switching Characteristics

over recommended operating free air temperature range

Symbol	Parameter	Conditions	From	To	Min	Max	Units
f_{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V$ to $5.5V$			80		MHz
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$R_L = 500\Omega$ $C_L = 50$ pF	Clock	Any Q	3	8.5	ns
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		Clock	Any Q	4	10.5	ns
t_{PZH}	Output Enable Time to HIGH Level Output		$\overline{\text{Output Control}}$	Any Q	2	7	ns
t_{PZL}	Output Enable Time to LOW Level Output		$\overline{\text{Output Control}}$	Any Q	3	10.5	ns
t_{PHZ}	Output Disable Time from HIGH Level Output		$\overline{\text{Output Control}}$	Any Q	2	6	ns
t_{PLZ}	Output Disable Time from LOW Level Output		$\overline{\text{Output Control}}$	Any Q	2	7.5	ns
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		$\overline{\text{Clear}}$	Any Q	4	11.5	ns



**24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package Number M24B**

N24C (REV F)