

POWER MANAGEMENT

Description

The SC2608B is a versatile voltage-mode PWM controller designed for use in step down DC/DC power supply applications. A simple, fixed frequency, highly efficient buck regulator can be implemented using the SC2608B with minimal external components. The input voltage range is from +5V to +12V. Internal level shift and drive circuitry eliminates the need for an expensive P-channel, high-side MOSFET. The small device footprint allows for compact circuit design.

SC2608B features include temperature compensated voltage reference, triangle wave oscillator, current limit comparator, and an externally compensated error amplifier. Current limit is implemented by sensing the voltage drop across the bottom MOSFET $R_{DS(ON)}$.

The SC2608B operates at a fixed frequency of 250kHz providing an optimum compromise between efficiency, external component size, and cost.

SC2608B has a thermal protection circuit, which is activated if the junction temperature exceeds 150 °C.

Features

- ◆ +5V or +12V input voltage
- ◆ 250kHz operation
- ◆ High efficiency (>90%)
- ◆ 1.25% Voltage feedback accuracy over temperature
- ◆ Hiccup mode over current protection
- ◆ 1.2A output drive
- ◆ $R_{DS(ON)}$ Current sensing for protection
- ◆ Industrial temperature range
- ◆ Available in SO-8 and SO-8 EDP package
- ◆ Integrated boot strap diode
- ◆ Thermal Shut down
- ◆ Fully WEEE and RoHS Compliant

Applications

- ◆ Termination supplies
- ◆ Low cost microprocessor supplies
- ◆ Peripheral card supplies
- ◆ Industrial power supplies
- ◆ High density DC/DC conversion

Typical Application Circuit




Figure 1

POWER MANAGEMENT
Absolute Maximum Ratings

Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied.

Parameter	Symbol	Maximum	Units
V _{CC} to GND		+20	V
BST to PHASE		+15	V
BST to GND		+20	V
PHASE to GND (note1)		-1 to +24	V
DH to PHASE (note1)		+15	V
DL to GND (note2)		-1 to +15	V
COMP/SS to GND		+7	V
SENSE to GND		+7	V
Thermal Resistance Junction to Case (SO-8)	θ_{JC}	40	°C/W
Thermal Resistance Junction to Case (SOIC - 8L EDP)	θ_{JC}	5.5	°C/W
Thermal Resistance Junction to Ambient (SO-8)	θ_{JA}	120	°C/W
Thermal Resistance Junction to Ambient (SOIC - 8L EDP)	θ_{JA}	36.5	°C/W
Operating Temperature Range	T _J	-40 to +125	°C
Storage Temperature Range	T _{STG}	-65 to +150	°C
ESD Rating (Human Body Model)	ESD	4	kV

Note 1: Under pulsing condition, the peak negative voltage can not be lower than -3.6V with less than 20nS from 50% to 50%.

Note 2: Under pulsing condition, the peak negative voltage can not be lower than -5V with less than 20nS from 50% to 50%.

Electrical Characteristics



Unless specified: V_{CC} = 12V, V_{BST} - V_{Phase} = 12 V, V_{OUT} = 3.3V, T_J = T_A = 25°C.

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Power Supply						
Supply Voltage	V _{CC}		4		14	V
Supply Current	I _{CC}	V _{COMP} < 0.4V		6	6.5	mA
Under voltage Lockout						
UVLO Threshold	V _{th}	0 < T _J < 85°C		3.75	3.85	V
Hysteresis	V _{hys}			80		mV
Error Amplifier						
Feedback Voltage	V _{FB}	4.5V < V _{CC} < 5.5V 0°C < T _A < 85 °C	0.787	0.797	0.807	V
		10.8V < V _{CC} < 13.2V 0°C < T _A < 85 °C	0.79	0.8	0.81	V

POWER MANAGEMENT
Electrical Characteristics

Unless specified: $V_{CC} = 12V$, $V_{BST} - V_{Phase} = 12V$, $V_{OUT} = 3.3V$, $T_J = T_A = 25^\circ C$.

Parameter	Symbol	Conditions	Min	Typ	Max	Units
E/A Transconductance	G_m			7		mS
Open Loop DC Gain	A_o			60		dB
Input Bias Current	I_{FB}			1	3	uA
Output Sink Current	I_{SINK}	$V_{SENSE} > 0.9V$; $V_{COMP} = 2.1V$		-800		uA
Output Source Current	I_{SOURCE}	$V_{SENSE} < 0.7V$; $V_{COMP} = 2.1V$		120		uA
Oscillator						
Switching Frequency	F_{OSC}	$V_{CC} = 12V$	225	250	275	kHz
Ramp Peak Voltage	V_{P-K}	$4.75V < V_{CC} < 12.6V$		1.8		V
Ramp Valley Voltage	V_V	$4.75V < V_{CC} < 12.6V$		0.8		V
Maximum Duty Cycle	D_{MAX}			85		%
MOSFET Drivers						
DH Sink/Source Current	I_{DH}	$t_{PW} > 400nS$ $V_{GS} = 4.5V$ (src)		1.2		A
DL Sink/Source Current	I_{DL}	$V_{GS} = 2.5V$ (snk)		1.2		A
DH Rise/Fall Time	t_r, t_f	$C_L = 3000pF$, See Fig. 2		50		ns
DL Rise/Fall Time	t_r, t_f	$C_L = 4000pF$, See Fig. 2		50		ns
Dead Time	t_{dt}	See Fig. 2		65		ns
DL Minimum On Time	t_{ON}	$4.75V < V_{CC} < 12.6V$		440		ns
Current Limit						
Trip Voltage	V_{TRIP}	$4.75V < V_{CC} < 12.6V$ $V_{trip} = V_{PHASE} - GND$	-575	-500	-425	mV
Soft-Start						
SS Source Current	I_{SRC}	$V_{COMP} < 2.5V$		4		uA
SS Sink Current	I_{SNK}	$V_{COMP} > 0.5V$		-4		uA
Thermal Shutdown						
Over Temperature Trip Point	T_{OTP}			150		$^\circ C$

POWER MANAGEMENT
Pin Configuration

Pin Descriptions

Pin #	Pin Name	Pin Function
1	BST	Bootstrap for high side driver.
2	DH	High side driver output.
3	GND	Ground.
4	DL	Low side driver output.
5	VCC	Chip bias supply pin.
6	Sense	Output voltage sense input.
7	COMP/SS	Error amplifier output. Connect compensation network to GND. The compensation capacitor serves as soft start capacitor. By pulling this pin low will disable the output.
8	PHASE	Connect this pin to the switching node between the MOSFETs.
	Thermal Pad	Pad for heatsinking purposes. Connect to ground plane using multiple vias. Not connected internally.

Ordering information

Device ⁽¹⁾	Package
SC2608BSTRT ⁽²⁾	SO-8
SC2608BSETRT ⁽²⁾	SOIC-8L EDP
SC2608BEVB	Evaluation Board

Notes:

(1) Only available in tape and reel packaging. A reel contains 2500 devices.

(2) This device is fully WEEE and RoHS Compliant


POWER MANAGEMENT
Gate Drive Timing Diagram


Figure 2


Block Diagram


Figure 3

POWER MANAGEMENT

Theory of Operation

Synchronous Buck Converter

The output voltage of the synchronous converter is set and controlled by the output of the error amplifier. The inverting input of the error amplifier receives its voltage from the SENSE pin. The non-inverting input of the error amplifier is connected to an internal 0.8V reference. The error amplifier output is connected to the compensation pin. The error amplifier generates a current proportional to $(0.8V - V_{sense})$, which is the COMP pin output current (Transconductance $\sim 7mS$). The voltage on the COMP pin is the integral of the error amplifier current. The COMP voltage is the non-inverting input of the PWM comparator and controls the duty cycle of the MOSFET drivers. The compensation network controls the stability and transient response of the regulator. The larger capacitor, the slower COMP voltage changes, and slower the duty cycle changes.

The non-inverting input voltage of the PWM comparator is the triangular ramp signal generated from the oscillator. The peak-to-peak voltage of the ramp is 1V, this is a parameter used in control loop calculation. When the oscillator ramp signal rises above the COMP voltage, the comparator output goes high and the PWM latch is reset. This pulls DH low, turning off the high-side MOSFET. After a short delay (dead time), DL is pulled high, turning on the low-side MOSFET. The oscillator also produces a set pulse for the PWM latch to turn off the low-side MOSFET. After a delay time, DH is pulled high to turn on the high-side MOSFET. The delay time is determined by a monostable on the chip.

The triangle wave minimum is about 0.8V, and the maximum is about 1.8V. Thus, if $V_{comp} = 0.7V$, high side duty cycle is the minimum ($\sim 0\%$), but if V_{comp} is 1.8V, duty cycle is at maximum ($\sim 90\%$). The internal oscillator uses an on-chip capacitor and trimmed precision current sources to set the oscillation frequency to 250kHz. Figure 1 shows a 2.5V output converter. If the $V_{out} < 2.5V$, then the SENSE voltage $< 0.8V$. In this case the error amplifier will be sourcing current into the COMP pin so that COMP voltage and duty cycle will gradually increase. If $V_{out} > 2.5V$, the error amplifier will sink current and reduce the COMP voltage, so that duty cycle will decrease. The circuit will be in steady state when $V_{out} = 2.5V$, $V_{sense} = 0.8V$, $I_{comp} = 0$. The COMP voltage and duty cycle depend on V_{in} .

Under Voltage Lockout

The under voltage lockout circuit of the SC2608B assures that both high-side and low-side MOSFET driver

outputs remain in the off state whenever the supply voltage drops below the set threshold. Lockout occurs if V_{cc} falls below 3.6V typ.

Soft Start

The SC2608B provides a soft start function to prevent large inrush currents upon power-up or hiccup retry. If both COMP and SENSE pins are low ($< 300mV$), the device enters soft start mode, and the compensation capacitor is slowly charged by an internal 4uA current source. When the COMP pin reaches 300mV, the low side FET is switched on in order to refresh the bootstrap capacitor, and begin PWM from a known state. As the COMP pin rises above 800mV, PWM begins at minimum duty cycle.

COMP continues to charge, slowly sweeping the device through the duty cycle range until FB reaches the regulation point of 800mV. Once FB reaches the regulation point, the soft start current is switched off, and the strong error amp is enabled, providing a glitch-free entrance into closed loop operation. The overcurrent comparator is still active during soft start mode, and will override soft start in the event that an overcurrent is detected, such as startup into a dead short.

$R_{DS(ON)}$ Current Limiting

In case of a short circuit or overload, the low-side (LS) FET will conduct large currents. To protect the regulator in this situation, the controller will shut down the regulator and begin a soft start cycle later. While the LS driver is on, the Phase voltage is compared to the OCP trip voltage. If the phase voltage is lower than OCP trip voltage, an over current condition is detected. The low-side $R_{DS(ON)}$ sense is implemented at end of each LS-FET turn-on duration. The minimum turn-on time of the LS-FET is set to be 400nS. This will ensure the sampled signal is noise free by giving enough time for the switching noise to die down.

OCP Hiccup

In the event that an overcurrent is detected, the SC2608B latches the fault and begins a hiccup cycle. Switching is immediately stopped, and the drivers are set to a tristate condition (Both DH and DL are low). COMP is slowly discharged to 300mV with an internal 4uA current source, providing a long cooldown time to keep power dissipation low in the event of a continuous dead short. Once COMP and SENSE both fall below the 300mV threshold, the part re-enables the 4uA soft start current, and the device begins a normal startup cycle again.

POWER MANAGEMENT
Applications Information (Cont.)

A note to the user is needed: The device cannot restart until both COMP and SENSE are low, to prevent start up into a charged output. In the event of an overcurrent condition, the output is quickly discharged by the load, therefore bringing SENSE below the 300mV threshold. If the COMP pin is pulled low by an external device (such as an open-drain logic gate used for system shutdown), and SENSE is high (above 300mV) while COMP is low, then the SC2608B turns on the low side FET to discharge the output before changing to shutdown or soft-start mode. The low side FET turns off when SENSE drops below 300mV and the converter remains in the tri-state condition until COMP is released. Although this shutdown technique can be used successfully on the SC2608B, the system designer using COMP for external shutdown will need to consider the load on the low side FET when discharging the output capacitor bank. For large capacitor bank, this peak current can be quite large as it is limited only by the $R_{DS(ON)}$ of the low side FET. Fortunately the duration of this event is quite short, and has been shown in the lab to have no detrimental effect on the performance of the external FETs.

Disabling the output by pulling down COMP/SS pin is only recommended when the output capacitor bank is not too large.


Compensation Network Design


Fig. 4. SC2608B small signal model.

The control model of SC2608B is depicted in Fig. 4. This model can also be used to generate loop gain Bode plots. The bandgap reference is 0.8V and trimmed to +/-1% accuracy. The desired output voltage can be achieved by setting the resistive divider network, R1 and R2. The error amplifier is transconductance type with fixed gain of:

$$G_m = \frac{0.007 \text{ A}}{V}$$

The compensation network includes a resistor and a capacitor in series, which terminates the output of the error amplifier to the ground.

The PWM gain is inversion of the ramp amplitude, and this gain is given by:

$$G_{pwm} = \frac{1}{V_{ramp}}$$

where the ramp amplitude is fixed at 1 volts.

The total control loop-gain can then be derived as follows:

$$T(s) = G_m \cdot G_{pwm} \cdot V_{in} \cdot \left(\frac{V_{bg}}{V_o} \right) \cdot H_c(s) \cdot \frac{1 + sR_c C_o}{1 + s \left(R_c C_o + \frac{L}{R_o} \right) + s^2 L C_o \left(1 + \frac{R_c}{R_o} \right)}$$

$$H_c(s) = \frac{1}{\frac{1}{R + \frac{1}{sC_i}} + sC_i}$$

The task here is to properly choose the compensation network for a nicely shaped loop-gain Bode plot. The following design procedures are recommended to accomplish the goal:

- (1) Calculate the corner frequency of the output filter:

$$F_o = \frac{1}{2\pi \sqrt{LC_o}}$$

- (2) Calculate the ESR zero frequency of the output filter capacitor:

$$F_{esr} = \frac{1}{2\pi R_c C_o}$$

- (3) Check that the ESR zero frequency is not too high.

$$F_{esr} < \frac{F_{sw}}{5}$$

If this condition is not met, the compensation structure may not provide loop stability. The solution is to add some electrolytic capacitors to the output capacitor bank to correct the output filter corner frequency and the ESR zero frequency. In some cases, the filter inductance may also need to be adjusted to shift the filter corner frequency. It is not recommended to use only high frequency multi-layer ceramic capacitors for output filter.

- (4) Choose the loop gain cross over frequency (0 dB frequency). It is recommended that the crossover frequency is always less than one fifth of the switching frequency :

$$F_{X_OVER} = \frac{1}{5} \cdot F_{sw}$$

If the transient specification is not stringent, it is better to choose a crossover frequency that is less than one tenth of the switching frequency for good noise immunity. The resistor in the compensation network can then be calculated as:

$$R = \frac{1}{G_{pwm} \cdot V_{in} \cdot G_m} \cdot \left(\frac{F_{esr}}{F_o} \right)^2 \cdot \left(\frac{F_{X_OVER}}{F_{esr}} \right) \cdot \left(\frac{V_o}{V_{bg}} \right)$$

when

$$F_o < F_{esr} < \frac{F_{sw}}{5}$$

POWER MANAGEMENT
Applications Information (Cont.)

(5) The compensation capacitor is determined by choosing the compensator zero to be about one fifth of the output filter corner frequency:

$$F_{zero} = \frac{F_o}{5}$$

$$C = \frac{1}{2\pi R \bullet F_{zero}}$$

An example is given below to demonstrate the procedure introduced above.

$$V_{in} = 12V$$

$$V_o = 2.5V$$

$$I_o = 15A$$

$$F_{sw} = 250KHz$$

$$L = 2.2\mu H$$

$$C_o = 4400\mu F$$

$$R_c = 0.009\Omega$$

$$V_{bg} = 0.8V$$

$$V_{ramp} = 1V$$

$$G_m = 0.007A/V$$

SC2608B soft start time is determined by the compensation capacitor. Capacitance can be adjusted to satisfy the soft start requirement.

$$\text{set } C_i = 1nF$$

$$R_c = 1.33K\Omega$$

$$C = 327.95nF$$

$$\text{set to } R_c = 1.5K\Omega$$

$$\text{set to } C = 100nF$$

(6) The final step is to generate the Bode plot by using the simulation model in Fig. 4 or using the equations provided here with Mathcad. The phase margin can then be checked using the Bode plot.

for suitable soft start time






Fig. 5. Bode plot of the loop

Typical Application Schematic



Bill of Materials


Item	Quantity	Reference	Part	Vender
1	1	C1	4.7uF/16V	Yageo
2	2	C2,C3	1500uF/16V	Panasonic FJ
3	1	C4	100pF/50V	Yageo
4	2	C5,C13	1uF/16V	Yageo
5	1	C6	68nF/25V	Yageo
6	2	C7,C8	2200uF/6.3V	Panasonic FJ
7	3	C9,C10,C11	4.7uF/6.3V	Yageo
8	1	C12	2.2nF	Yageo
9	1	L1	1.2uH	3L COILS
10	1	Q1	IPD09N03LA	Infineon
11	1	Q2	IPD13N03LA	Infineon
12	1	R2	1K	Yageo
13	2	R3,R6	1K, 1%	Yageo
14	2	R4,R5	1R0	Yageo
15	1	U1	SC2608B	SEMTECH

POWER MANAGEMENT
Application Information
Typical DDR VDDQ Application Schematic

Bill of Materials

Item	Quantity	Reference	Part	Vender
1	4	C1,C11,C12,C13	4.7uF/6.3V	Yageo
2	3	C2,C3,C4	1500uF/6.3V	Panasonic FJ
3	1	C5	100pF/50V	Yageo
4	2	C6,C15	1uF/16V	Yageo
5	1	C7	68nF/25V	Yageo
6	3	C8,C9,C10	1800uF/6.3V	Panasonic FJ
7	1	C14	1nF/50V	Yageo
8	1	D1	BAT54H	Yageo
9	1	D2	1N4148	Fairchild
10	1	L1	1.2uH/40A	3L COILS
11	1	Q1	IPD09N03LA	Infineon
12	1	Q2	IPD09N03LA	Infineon
13	1	R4	2R2, 5%	Yageo
14	1	R2	1K, 5%	Yageo
15	1	R3	1.27K, 1%	Yageo
16	1	R5	1K, 1%	Yageo
17	1	U1	SC2608B	SEMTECH

POWER MANAGEMENT

Outline Drawing - SO-8




DIM	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	.053	-	.069	1.35	-	1.75
A1	.004	-	.010	0.10	-	0.25
A2	.049	-	.065	1.25	-	1.65
b	.012	-	.020	0.31	-	0.51
c	.007	-	.010	0.17	-	0.25
D	.189	.193	.197	4.80	4.90	5.00
E1	.150	.154	.157	3.80	3.90	4.00
E	.236 BSC			6.00 BSC		
e	.050 BSC			1.27 BSC		
h	.010	-	.020	0.25	-	0.50
L	.016	.028	.041	0.40	0.72	1.04
L1	(0.041)			(1.04)		
N	8			8		
theta 1	0°	-	8°	0°	-	8°
aaa	.004			0.10		
bbb	.010			0.25		
ccc	.008			0.20		

NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. DATUMS **-A-** AND **-B-** TO BE DETERMINED AT DATUM PLANE **-H-**
3. DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

Land Pattern - SO-8




DIM	DIMENSIONS	
	INCHES	MILLIMETERS
C	(.205)	(5.20)
G	.118	3.00
P	.050	1.27
X	.024	0.60
Y	.087	2.20
Z	.291	7.40

NOTES:

1. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
2. REFERENCE IPC-SM-782A, RLP NO. 300A.

POWER MANAGEMENT


Outline Drawing - Power SOIC-8L (EDP)



NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. DATUMS $\square$ A $\square$ AND $\square$ B $\square$ TO BE DETERMINED AT DATUM PLANE $\square$ H $\square$.
3. DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
4. REFERENCE JEDEC STD MS-012, VARIATION BA.

Land Pattern - Power SOIC-8L (EDP)



NOTES:

1. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
2. REFERENCE IPC-SM-782A, RLP NO. 300A.
3. THERMAL VIAS IN THE LAND PATTERN OF THE EXPOSED PAD SHALL BE CONNECTED TO A SYSTEM GROUND PLANE. FAILURE TO DO SO MAY COMPROMISE THE THERMAL AND/OR FUNCTIONAL PERFORMANCE OF THE DEVICE.

Contact Information

Semtech Corporation
Power Management Products Division
200 Flynn Road, Camarillo, CA 93012
Phone: (805)498-2111 FAX (805)498-3804