20-BIT, TWO PORT BUS SWITCH

IDT74FST163861

FEATURES:


- Bus switches provide zero delay paths
- Extended commercial range of –40°C to +85°C
- Low switch on-resistance
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Available in SSOP, TSSOP, and TVSOP Packages
- Hot insertion capability
- Very low power dissipation


DESCRIPTION:

The FST163861 belongs to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. They generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased, the device conducts and the resistance between input and output ports is small. With-out adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no Vcc applied, the device has hot insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

FUNCTIONAL BLOCK DIAGRAM






INDUSTRIAL TEMPERATURE RANGE

AUGUST 1999

PIN CONFIGURATION



SSOP/ TSSOP/ TVSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Max.	Unit
VTERM(2)	Terminal Voltage with Respect to GND	-0.5 to +7	٧
Tstg	Storage Temperature	-65 to +150	°C
Іоит	Maximum Continuous Channel Current	128	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc, Control, and Switch terminals.

CAPACITANCE (1)

Symbol	Parameter	Conditions ⁽²⁾	Тур.	Unit
CIN	Control Input Capacitance		6	pF
CI/O	Switch Input/Output	Switch Off	12	pF
	Capacitance			

NOTES:

- 1. Capacitance is characterized but not tested.
- 2. TA = 25°C, f = 1MHz, VIN = 0V, VOUT = 0V

PIN DESCRIPTION

Pin Names	Description
х ОЕ	Output Enable Inputs (Active LOW)
Ax	A Port Bits
Вх	B Port Bits

FUNCTION TABLE (1)

Inputs	
х ОЕ	Outputs
L	Connect A to B
Н	Disconnect A from B

NOTE:

H = HIGH Voltage level
 L= LOW Voltage Level

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Conditions: TA = -40° C to $+85^{\circ}$ C, Vcc = $5.0V \pm 10\%$

Symbol	Parameter	T	Test Conditions		Typ. ⁽¹⁾	Max.	Unit
VIH	Control Input HIGH Voltage	Guaranteed Logic	Guaranteed Logic HIGH for Control Inputs		_	_	٧
VIL	Control Input LOW Voltage	Guaranteed Logic	Guaranteed Logic LOW for Control Inputs		_	0.8	V
Іін	Control Input HIGH Current	Vcc = Max.	VI = VCC	_	_	±1	μA
lıL	Control Input LOW Current		VI = GND	_	_	±1	1
lozн	Current during	Vcc = Max., Vo = 0	Vcc = Max., Vo = 0 to 5V		_	±1	μA
lozL	Bus Switch DISCONNECT				_	±1	
Vık	Clamp Diode Voltage	Vcc = Min., IIN = -	Vcc = Min., IIN = -18mA		-0.7	-1.2	V
loff	Switch Power Off Leakage	Vcc = 0V, Vin or V	$VCC = 0V$, $VIN \text{ or } VO \leq 5.5V$		_	±1	μA
Icc	Quiescent Power Supply Current	Vcc = Max., Vin =	GND or Vcc		0.1	3	μA

FST LINK

FST LINK

BUS SWITCH IMPEDANCE OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Conditions: $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = 5.0V \pm 10\%$

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Ron	Switch CONNECT Resistance ⁽²⁾ , A to B	Vin = 0V	_	5	7	Ω
		Ion = 12mA				
		VIN = 2.4V	_	10	15	Ω
		ION = 8mA				
los	Short Circuit Current, A to B ⁽³⁾	A(B) = 0V, B(A) = VCC	100	_	_	mA

NOTES:

- 1. Typical values are at Vcc = 5.0V, +25°C ambient.
- 2. The voltage drop between the indicated ports divided by the current through the switch.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test C	Test Conditions ⁽¹⁾		Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$		_	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ^(4,5)	Vcc = Max. Outputs Open Enable Pin Toggling 50% Duty Cycle		_	30	400	μΑ/ MHz/ Enable
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open 2 Enable Pins Toggling VIN = Vcc VIN = GND		_	0.6	8	mA
		fi = 10MHz 50% Duty Cycle	VIN = 3.4 VIN = GND	_	0.7	9.5	

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. TA = -40°C to +85°C
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (Vin = 3.4V). All other inputs at Vcc or GND. Switch inputs do not contribute to Δlcc.
- 4. This parameter represents the current required to switch the internal capacitance of the control inputs at the specified frequency. Switch inputs generate no significant power supply currents as they transition. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. CPD = ICCD/VCC

CPD = Power Dissipation Capacitance

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $Ic = Icc + \Delta Icc DhNT + Icco (fiN)$

Icc = Quiescent Current

 Δ Icc = Power Supply Current for a TTL High Input (ViN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fi = Control Input Frequency

N = Number of Control Inputs Toggling at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Commercial: Ta = -40°C to +85°C, Vcc = 5.0V ± 10%

		Vcc = 5V ± 10%			Vcc = 4V	
Symbol	Description ⁽¹⁾	Min.	Тур.	Max.	Max.	Unit
tplh tphl	Data Propagation Delay A to B, Y to B ⁽²⁾	_	_	0.25	0.25	ns
tpzh tpzl	Switch CONNECT Delay xOE to A or B	1.5	_	6.5	7	ns
tphz tplz	Switch DISCONNECT Delay xOE to A or B	1.5	_	7	7	ns
Qcı	Charge Injection During Switch DISCONNECT, xOE to A or B ⁽³⁾	_	1.5	_	_	pC


NOTES:

- 1. See test circuits and waveforms.
- 2. The bus switch contributes no Propagation Delay other than the RC Delay of the load interacting with the RC of the switch.
- 3. |QCI| is the charge injection for a single switch DISCONNECT and applies to either single switches or multiplexers. |QDCI| is the charge injection for a multiplexer as the multiplexed port switches from one path to another. Charge injection is reduced because the injection from the DISCONNECT of the first path is compensated by the CONNECT of the second path.

TEST CIRCUITS AND WAVEFORMS

FCT LINK

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION


Test	Switch
Open Drain	
Disable Low	Closed
Enable Low	
All Other Tests	Open

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.


CHARGE INJECTION




NOTES:

- Select is used with multiplexers for measuring IQDCII during multiplexer select. During all other tests Enable is used.
- 2. Used with multiplexers to measure IQDCII only.
- 3. Charge Injection = $\Delta Vout CL$, with Enable toggling for IQc:I or Select toggling for IQc:I. $\Delta Vout$ is the change in Vout and is measured with a $10M\Omega$ probe.


PULSE WIDTH




PROPAGATION DELAY



SET-UP, HOLD, AND RELEASE TIMES




ENABLE AND DISABLE TIMES



NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns

ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*