# 10/15/20/25/30

# Advanced Micro Devices

# PALCE22V10 Family

# 24-Pin EE CMOS Versatile PAL Device

### **DISTINCTIVE CHARACTERISTICS**

- As fast as 10 ns propagation delay and 83.3 MHz fMAX
- Low-power EE CMOS
- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions
- Global asynchronous reset and synchronous preset for initialization
- Power-up reset for initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP, 24-pin SOIC, 24-pin Flatpack and 28-pin PLCC and LCC packages save space

### GENERAL DESCRIPTION


The PALCE22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active

high or active low. The output configuration is determined by two bits controlling two multiplexers in each macrocell.

AMD's FusionPLD program allows PALCE22V10 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the PLD Software Reference Guide for certified development systems and the Programmer Reference Guide for approved programmers.




Publication# 16564 Rev. A Amendment/0 Issue Date: January 1992

2-232

### ORDERING INFORMATION

### **Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
PALCE22V10H-10	20 10	/5			
PALCE22V10H-15	PC, JC	/4, /5			
PALCE22V10H-25					
PALCE22V10Q-25	PC, JC,	Blank,			
PALCE22V10H-15	sc	/4			
PALCE22V10H-25	]				


#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

### ORDERING INFORMATION

### **APL Products**

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
PALCE22V10H-10	E5					
PALCE22V10H-15	E4, E5					
PALCE22V10H-20		/BLA, /BKA,				
PALCE22V10H-25	E4	/B3A				
PALCE22V10H-30						

### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

### **Group A Tests**

Group A Tests consist of Subgroups: 1, 2, 3, 7, 8, 9, 10, 11.

### Military Burn-In

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Methods 1015, Conditions A through E. Test conditions are selected at AMD's option.

### **FUNCTIONAL DESCRIPTION**

The PALCE22V10 allows the systems engineer to implement the design on-chip, by programming EE cells to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required timeconsuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.


The PALCE22V10 has 12 inputs and 10 I/O macrocells. The macrocell Figure 1 allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 1). The configuration choice is made according to the user's design specification and corresponding programming of the

configuration bits So - S1. Multiplexer controls are connected to ground (0) through a programmable bit, selecting the "0" path through the multiplexer. Erasing the bit disconnects the control line from GND and it is driven to a high level, selecting the "1" path.

The device is produced with a EE cell link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern.

## Variable Input/Output Pin Ratio

The PALCE22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.



0 = Programmed EE bit

1 = Erased (charged) EE bit

09849-004A

Figure 1. Output Logic Macrocell Diagram



# **Registered Output Configuration**

Each macrocell of the PALCE22V10 includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ( $S_1 = 0$ ), the array feedback is from  $\overline{Q}$  of the flip-flop.

# Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop  $(S_1 = 1)$ . In the combinatorial configuration the feedback is from the pin.




Figure 2. Macrocell Configuration Options



# **Programmable Three-State Outputs**

Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

## **Programmable Output Polarity**

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit  $S_0$  in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high ( $S_0 = 1$ ).

### Preset/Reset

For initialization, the PALCE22V10 has Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

### Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PALCE22V10 will depend on the programmed output polarity. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

# **Register Preload**

The register on the PALCE22V10 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

### Security Bit

After programming and verification, a PALCE22V10 design can be secured by programming the security EE bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security bit is programmed, the array will read as if every bit is erased, and preload will be disabled.

The bit can only be erased in conjunction with erasure of the entire pattern.

# Programming and Erasing

The PALCE22V10 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.


### **Quality and Testability**

The PALCE22V10 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

### Technology

The high-speed PALCE22V10 is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clear switching.

# LOGIC DIAGRAM SKINNYDIP/SOIC/FLATPACK (PLCC/LCC) Pinouts



09849-006A

PALCE22V10 Family

2-239



### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied -55°C to +125°C

Supply Voltage with Respect

to Ground

-0.5 V to +7.0 V-0.5 V to Vcc + 1.0 V

DC Input Voltage

DC Output or I/O Pin Voltage

 $-0.5 \text{ V to V}_{CC} + 1.0 \text{ V}$ 

Static Discharge Voltage

2001 V

Latchup Current ( $T_A = 0^{\circ}C$  to  $+75^{\circ}C$ )

ity. Programming conditions may differ.

100 mA Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliabil**OPERATING RANGES** 

Commercial (C) Devices

Ambient Temperature (TA)

Operating in Free Air

0°C to +75°C

Supply Voltage (Vcc) with

Respect to Ground (H-15)

+4.75 V to +5.25 V

Supply Voltage (Vcc) with

Respect to Ground (H/Q-25)

+4.5 V to +5.5 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min.}$	2.4		٧
Vol	Output LOW Voltage	IOL = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min.		0.4	٧
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
lін	Input HIGH Leakage Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max. (Note 2)		20	μА
Iμ	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max. (Note 2)		-100	μА
Іогн	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max., V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Note 2)		20	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = ViL or ViH (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = 5 V T <sub>A</sub> = 25°C (Note 3)	-30	-130	mA
Icc	Supply Current (Dynamic)	Outputs Open, (lout = 0 mA), Vcc = Max., f = 25 MHz		130	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Parameter Symbol	Parameter Description	Test Conditions		Тур.	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	5	
Соит	Output Capacitance	Vout = 2.0 V	T <sub>A</sub> = 25°C f = 1 MHz	8	pF

#### Note:

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

					10	
Parameter Symbol	Parameter D	escription		Min.	Max.	Unit
teo	Input or Feed	back to Combinatorial	Output		10	ns
ts <sub>1</sub>	Setup Time fr	om Input or Feedback	· · · · · · · · · · · · · · · · · · ·	6		ns
ts <sub>2</sub>	Setup Time fr	om SP to Clock		7		ns
tH	Hold Time			0	f	ns
tco	Clock to Outp	out			6	ns
tar	Asynchronou	s Reset to Registered (	Dutput		13	ns
tarw	Asynchronou	s Reset Width		8		ns
tarr	Asynchronou	s Reset Recovery Time	;	8		ns
tspr	Synchronous	Preset Recovery Time		8		ns
tw∟		LOW		4		ns
twн	Clock Width	HIGH		4		ns
	Maximum	External Feedback	1/(ts + tco)	83.3		MHz
<b>fmax</b>	Frequency	Internal Feedback (fo	ent)	110		MHz
	(Note 3)	No Feedback	1/(tw+ + twL)	125		MHz
<b>t</b> EA	Input to Outp	ut Enable Using Product Term Control			10	ns
ter	Input to Outp	ut Disable Using Produ	ct Term Control		9	ns

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



Voltage

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature

-65°C to +150°C

Ambient Temperature with

Power Applied

-55°C to +125°C Supply Voltage with Respect

to Ground

-0.5 V to +7.0 V

DC Input Voltage

-0.5 V to Vcc + 0.5 V

DC Output or I/O Pin

-0.5 V to Vcc + 0.5 V

Static Discharge Voltage

2001 V

Latchup Current ( $T_A = 0$ °C to +75°C)

100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### **OPERATING RANGES**

### Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>)

Operating in Free Air

0°C to +75°C

Supply Voltage (Vcc) with

Respect to Ground (H-15)

+4.75 V to +5.25 V

Supply Voltage (Vcc) with

Respect to Ground (H/Q-25)

+4.5 V to +5.5 V

Operating Ranges define those limits between which the func-

tionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min.	2.4		٧
Vol	Output LOW Voltage	IOL = 16 mA VIN = VIH OR VIL VCC = Min.		0.4	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Іін	Input HIGH Leakage Current	Vin = 5.5 V, Vcc = Max. (Note 2)		10	μΑ
lıL	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max. (Note 2)		-10	μА
Гогн	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max., V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = ViL or ViH (Note 2)		-10	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = 5 V T <sub>A</sub> = 25°C (Note 3)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open H (lout = 0 mA), V <sub>CC</sub> = Max. Q		90 55	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Parameter Symbol	Parameter Description	Test Conditions		Тур.	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V Ta = 25°C	5	
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

#### Note:

# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

			-1	5	-2	5		
Parameter Symbol	Parameter D	escription		Min.	Max.	Min.	Max.	Unit
t <sub>PD</sub>	Input or Feed	back to Combinatorial C	Dutput		15		25	ns
ts	Setup Time fr	rom Input, Feedback or	SP to Clock	10		15		ns
tн	Hold Time			0		0		ns
tco	Clock to Outp	out			10		15	ns
tar	Asynchronou	s Reset to Registered C	Output		20		25	ns
tarw	Asynchronou	s Reset Width		15		25		ns
tarr	Asynchronou	s Reset Recovery Time	Reset Recovery Time			25		ns
tspr	Synchronous	Preset Recovery Time		10		25		ns
tw∟	01 1 145 11	LOW		8		13		ns
twн	Clock Width	HIGH		8		13		ns
fmax	Maximum	External Feedback	1/(ts + tco)	50		33.3		MHz
	Frequency (Note 3)	Internal Feedback (fo	NT)	58.8		35.7		MHz
tea	Input to Outp	ut Enable Using Product Term Control			15		25	ns
ter	Input to Outp	ut Disable Using Produc	ct Term Control		15		25	ns

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

<sup>2.</sup> See Switching Test Circuit for test conditions.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.



### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature -65°C to +150°C

Ambient Temperature

with Power Applied -55°C to +125°C

Supply Voltage with

are not tested.

Respect to Ground

-0.5 V to +7.0 V

DC Input Voltage -0.5 V to Vcc + 1.0 V

DC Output or I/O Pin Voltage Static Discharge Voltage

-0.5 V to Vcc + 1.0 V

2001 V 100 mA

Latchup Current ( $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ )

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given

## OPERATING RANGES

# Military (M) Devices (Note 1)

Operating Case

Temperature (Tc)

-55°C to +125°C

Supply Voltage (Vcc)

with Respect to Ground

+4.5 V to +5.5 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

#### Note:

 Military products are tested at Tc = +25°C, +125°C and -55°C, per MIL-STD-883.

### DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

	PRELIMINARY							
Parameter Symbol Parameter Description Test Conditions Min. Max.								
Vон	Output HIGH Voltage	IOH = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min.	2.4		٧			
Vol	Output LOW Voltage	IoL = 12 mA VIN = VIH or VIL Vcc = Min.		0.4	٧			
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		٧			
Vil	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	٧			
Іін	Input HIGH Leakage Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max. (Note 4)		20	μА			
lıı.	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max. (Note 4)		-100	μА			
Іогн	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max., Vin = ViL or ViH (Note 4)		20	μА			
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max., Vin = Vih or Vil (Note 4)		-100	μА			
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = 5 V T <sub>A</sub> = 25°C (Note 5)	-50	-135	mA			
lcc	Supply Current (Dynamic)	Outputs Open, (lout = 0 mA), Vcc = Max., f = 25 MHz		150	mA			

- 2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Isc may be affected.

Parameter Symbol	Parameter Description	Test Conditions	<b>S</b>	Тур.	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V Ta = 25°C	8	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	9	pr

### Note:

# **SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)**

			PRELIMINARY			
					10	
Symbol	Parameter De	escription		Min.	Max.	Unit
tpD	Input or Feed	back to Combinatoria	l Output		10	ns
ts <sub>1</sub>	Setup Time fr	om Input or Feedback	k	8		ns
ts <sub>2</sub>	Setup Time fr	om SP to Clock		10		ns
t <sub>H</sub>	Hold Time (N	lote 3)		0		ns
tco	Clock to Outp	ut			8	ns
tan	Asynchronous	s Reset to Registered	Output		15	ns
tarw	Asynchronous	s Reset Width (Note	3)	10		ns
tarr	Asynchronous	s Reset Recovery Tin	ne (Note 3)	10		ns
tspr	Synchronous	Preset Recovery Tim	e	10		ns
tw∟		LOW		5		ns
twn	Clock Width	HIGH		5		ns
	Maximum	External Feedback	1/(ts + tco)	62.5		MHz
fmax	Frequency	Internal Feedback	(fcnt)	87		MHz
	(Note 3)	No Feedback	1/(twh + twL)	100		MHz
tea .	Input to Outpo Term Control	ut Enable Using Prod (Note 3)	uct		10	ns
ten		Input to Output Disable Using Product Term Control (Note 3)			10	ns

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

See Switching Test Circuit for test conditions. For APL products Group A, Subgroups 7, 8, 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.

<sup>3.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.



### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature -65°C to +150°C

Ambient Temperature

with Power Applied

-55°C to +125°C

Supply Voltage with

Respect to Ground

-0.5 V to +7.0 V

DC input Voltage  $-0.5 \text{ V to V}_{CC} + 1.0 \text{ V}$ 

DC Output or I/O Pin Voltage

-0.5 V to Vcc + 0.5 V

Static Discharge Voltage

2001 V

Latchup Current ( $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ )

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

## **OPERATING RANGES**

# Military (M) Devices (Note 1)

Operating Case

Temperature (Tc)

-55°C to +125°C

Supply Voltage (Vcc)

with Respect to Ground

+4.5 V to +5.5 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

### Note:

 Military products are tested at T<sub>C</sub> = +25°C, +125°C and -55°C, per MIL-STD-883.

# DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	IOH = -2.0 mA VIN = VIH OR VIL VCC = Min.	2.4		V
Vol	Output LOW Voltage	IoL = 12 mA VIN = VIH or VIL Vcc = Min.		0.4	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	٧
Ін	Input HIGH Leakage Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max. (Note 4)	·	10	μΑ
l <sub>IL</sub>	Input LOW Leakage Current	Vin = 0 V, Vcc = Max. (Note 4)		-10	μА
Іохн	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max., Vin = ViL or ViH (Note 4)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max., Vin = ViH or ViL (Note 4)		-10	μA
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = 5 V T <sub>A</sub> = 25°C (Note 5)	-50	-135	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (lout = 0 mA), V <sub>CC</sub> = Max25/-30		120 100	mA

- 2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- 5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Isc may be affected.

Parameter Symbol	Parameter Description	Test Conditions		Тур.	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V T <sub>A</sub> = 25°C	8	
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	9	pF

#### Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


# **SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)**


Parameter	neter		-1	5	-20		-2	25	-30		
Symbol	Parameter Descr	iption	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tpo	Input or Feedback	to Combinatorial Output		15		20		25		30	ns
ts	Setup Time from Clock	nput, Feedback or SP to	12		15		18		20		ns
tн	Hold Time (Note	3)	0		0		0		0		ns
tco	Clock to Output			8		15		20		20	ns
tar	Asynchronous Re	set to Registered Output		20		25		25		30	ns
tarw	Asynchronous Re	set Width (Note 3)	15		20		25		30		ns
tarr	Asynchronous Re (Note 3)	Asynchronous Reset Recovery Time (Note 3)		,	20		25		30		ns
tspr	Synchronous Pres	ynchronous Preset Recovery Time			20		25		30		ns
twL	Clock Midth	LOW	8		10		15		15		ns
twn	Clock Width	HIGH	8		10		15		15		ns
fmax	Maximum Frequency	External Feedback 1/(ts + tco)	50		33.3		26.3		25		MHz
	(Note 3)	Internal Feedback (fcnt)	53		40		32.2		25		MHz
tea	Input to Output Er Term Control (No	nable Using Product te 3)		15		20		25		25	ns
ten	Input to Output Disable Using Product Term Control (Note 3)			15		20		25		25	ns


- See Switching Test Circuit for test conditions. For APL products Group A, Subgroups 7, 8, 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.




### **SWITCHING WAVEFORMS**











Input to Output Disable/Enable






### Notes:

- 1. VT = 1.5 V.
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-5 ns typical.

2-248


PALCE22V10 Family

### **KEY TO SWITCHING WAVEFORMS**



KS000010-PAL

### **SWITCHING TEST CIRCUIT**



			Commercial		Military		Measured	
Specification	S <sub>1</sub>	CL	R <sub>1</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>2</sub>	Output Value	
tpp, tco	Closed						1.5 V	
tea	Z → H: Open Z → L: Closed	50 pF	300 Ω	390 Ω	390 Ω	750 Ω	1.5 V	
ter	H → Z: Open L → Z: Closed	5 pF					H → Z: V <sub>OH</sub> − 0.5 V L → Z: V <sub>OL</sub> + 0.5 V	

# **ENDURANCE CHARACTERISTICS**


The PALCE22V10 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar

parts. As a result, the device can be erased and reprogrammed – a feature which allows 100% testing at the factory.


# **Endurance Characteristics**

Symbol	Parameter	Min.	Units	Test Conditions
ton	Min. Pattern Data Retention Time	10	Years	Max. Storage Temperature
	Min. Fattern Data Neterition Time	20	Years	Max. Operating Temperature (Military)
N	Min. Reprogramming Cycles	100	Cycles	Normal Programming Conditions

### INPUT/OUTPUT EQUIVALENT SCHEMATICS



Typical Input



**Typical Output** 


09849-017A

### **ROBUSTNESS FEATURES**


The PALCE22V10H-10/5 has some unique features that make it extremely robust, especially when operating in high-speed design environments. Pull-up resistors on inputs and I/O pins cause unconnected pins to default to a known state. Input clamping circuitry limits

negative overshoot, eliminating the possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns.

# INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR /5 VERSION



Typical Input



**Typical Output** 

16407A-001B


# **POWER-UP RESET**

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc

can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- 1. The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max.	Unit
ten	Power-up Reset Time	1000	ns
ts	Input or Feedback Setup Time	See Sw	itchina
twL	Clock Width LOW	Charact	



Power-Up Reset Waveform