

General Description

The MAX7400/MAX7403/MAX7404/MAX7407 8th-order. lowpass, elliptic, switched-capacitor filters (SCFs) operate from a single +5V (MAX7400/MAX7403) or +3V (MAX7404/MAX7407) supply. These devices draw 2mA of supply current and allow corner frequencies from 1Hz to 10kHz, making them ideal for low-power antialiasing and post-DAC filtering applications. They feature a shutdown mode that reduces the supply current to 0.2µA.


Two clocking options are available: self-clocking (through the use of an external capacitor) or external clocking for tighter cutoff-frequency control. In addition, an offset adjustment pin (OS) allows for the adjustment of the DC output level.

The MAX7400/MAX7404 provide 82dB of stopband rejection and a sharp rolloff with a transition ratio of 1.5. The MAX7403/MAX7407 provide a sharper rolloff with a transition ratio of 1.2, while still delivering 60dB of stopband rejection. The fixed response of these devices simplifies the design task to corner-frequency selection by setting a clock frequency. The MAX7400/ MAX7403/MAX7404/MAX7407 are available in 8-pin SO and DIP packages.

Applications

ADC Anti-Aliasing Post-DAC Filtering CT2 Base Stations Speech Processing Air-Bag Electronics

Typical Operating Circuit



Features

- ♦ 8th-Order Lowpass Elliptic Filter
- ♦ Low Noise and Distortion -82dB THD + Noise (MAX7400)
- **♦** Clock-Tunable Corner Frequency (1Hz to 10kHz)
- ♦ 100:1 Clock-to-Corner Ratio
- **♦ Single-Supply Operation** +5V (MAX7400/MAX7403) +3V (MAX7404/MAX7407)
- **♦ Low Power** 2mA (Operating Mode) 0.2µA (Shutdown Mode)
- ♦ Available in 8-Pin SO and DIP Packages
- **♦ Low Output Offset: ±5mV**

Ordering Information


PART	TEMP. RANGE	PIN-PACKAGE
MAX7400CSA	0°C to +70°C	8 SO
MAX7400CPA	0°C to +70°C	8 Plastic DIP
MAX7400ESA	-40°C to +85°C	8 SO
MAX7400EPA	-40°C to +85°C	8 Plastic DIP

Ordering Information continued at end of data sheet.

Selector Guide

PART	FILTER RESPONSE	OPERATING VOLTAGE (V)
MAX7400	Elliptic (r = 1.5)	+5
MAX7403	Elliptic (r = 1.2)	+5
MAX7404	Elliptic (r = 1.5)	+3
MAX7407	Elliptic (r = 1.2)	+3

Pin Configuration



NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND	
MAX7400/MAX7403	0.3V to +6V
MAX7404/MAX7407	0.3V to +4V
IN, OUT, COM, OS, CLK	0.3V to $(V_{DD} + 0.3V)$
SHDN	0.3V to +6V
OUT Short-Circuit Duration	1sec

Continuous Power Dissipation ($T_A = +70$ °C)	
SO (derate 5.88mW/°C above +70°C)	471mW
DIP (derate 9.1mW/°C above +70°C)	727mW
Operating Temperature Ranges	
MAX740_C_A	0°C to +70°C
MAX740_E_A	40°C to +85°C
Storage Temperature Range	
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—MAX7400/MAX7403

 $(V_{DD} = +5V, filter output measured at OUT, 10k\Omega \parallel 50pF load to GND at OUT, $\overline{SHDN} = V_{DD}, OS = COM, 0.1\mu F from COM to GND, f_{CLK} = 100kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at +25°C.)$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
FILTER CHARACTERISTICS	1			'			
Corner Frequency	f _C	(Note 1)		(0.001 to 1	0	kHz
Clock-to-Corner Ratio	f _{CLK} /f _C				100:1		
Clock-to-Corner Tempco					10		ppm/°C
Output Voltage Range				0.25	V	_{DD} - 0.25	V
Output Offset Voltage	Voffset	VIN = VCOM = VDD / 2			±5	±25	mV
DC Insertion Gain with Output Offset Removed		Vcom = V _{DD} / 2 (Note 2)		-0.1	0.15	0.3	dB
Total Harmonic Distortion	THD+N	$f_{IN} = 200Hz$, $V_{IN} = 4Vp-p$,	MAX7400		-82		dB
plus Noise	I UD+N	measurement bandwidth = 22kHz	MAX7403		-80		U.D
OS Voltage Gain to OUT	Aos				1		V/V
Input Voltage Range at OS	Vos			V _{COM} ±0.1		1	V
00444	Vacus	Input, COM externally driven		V _{DD} /2 - 0.5	V _{DD} /2	V _{DD} /2 + 0.5	V
COM Voltage Range	VCOM	Output, COM internally biased		V _{DD} /2 - 0.2	V _{DD} /2	V _{DD} /2 + 0.2	V
Input Resistance at COM	RCOM			75	125		kΩ
Clock Feedthrough					10		mVp-p
Resistive Output Load Drive	RL			10	1		kΩ
Maximum Capacitive Load at OUT	CL			50	500		рF
Input Leakage Current at COM		SHDN = GND, VCOM = 0 to VDD			±0.1	±10	μΑ
Input Leakage Current at OS		$V_{OS} = 0 \text{ to } (V_{DD} - 1V) \text{ (Note 3)}$			±0.1	±10	μΑ
CLOCK	'						•
Internal Oscillator Frequency	fosc	Cosc = 1000pF (Note 4)		29	38	48	kHz
Clock Input Current	ICLK	V _{CLK} = 0 or 5V			±15	±30	μA
Clock Input High	VIH			V _{DD} - 0.5	5		V
Clock Input Low	VIL					0.5	V

. ______*NIXI/*N

ELECTRICAL CHARACTERISTICS—MAX7400/MAX7403 (continued)

 $(V_{DD} = +5V, filter output measured at OUT, 10k\Omega \parallel 50pF load to GND at OUT, $\overline{SHDN} = V_{DD}, OS = COM, 0.1\mu F from COM to GND, f_{CLK} = 100kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
POWER REQUIREMENTS	'		'			
Supply Voltage	V _{DD}		4.5		5.5	V
Supply Current	I _{DD}	Operating mode, no load, IN = OS = COM		2	3.5	mA
Shutdown Current	ISHDN	SHDN = GND, CLK driven from 0 to V _{DD}		0.2	1	μΑ
Power-Supply Rejection Ratio	PSRR	Measured at DC		60		dB
SHUTDOWN						
SHDN Input High	V _{SDH}		V _{DD} - 0.5			V
SHDN Input Low	VSDL				0.5	V
SHDN Input Leakage Current		VSHDN = 0 to VDD		±0.1	±10	μΑ

ELECTRICAL CHARACTERISTICS—MAX7404/MAX7407

 $(V_{DD} = +3V, filter output measured at OUT, 10k\Omega \parallel 50pF load to GND at OUT, $\overline{SHDN} = V_{DD}, OS = COM, 0.1\mu F from COM to GND, f_{CLK} = 100kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
FILTER CHARACTERISTICS							
Corner Frequency	fC	(Note 1)		(0.001 to 1	0	kHz
Clock-to-Corner Ratio	fclk/fc				100:1		
Clock-to-Corner Tempco					10		ppm/°C
Output Voltage Range				0.25	VI	_{DD} - 0.25	V
Output Offset Voltage	Voffset	VIN = VCOM = VDD / 2			±5	±25	mV
DC Insertion Gain with Output Offset Removed		V _{COM} = V _{DD} / 2 (Note 2)		-0.1	0.1	0.3	dB
Total Harmonic Distortion	THD+N	f _{IN} = 200Hz, V _{IN} = 2.5Vp-p,	MAX7404		-79		dB
plus Noise	I UD+N	measurement bandwidth = 22kHz	MAX7407		-77		ub
OS Voltage Gain to OUT	Aos				1		V/V
Input Voltage Range at OS	Vos			\	COM ±0.	1	V
COM Voltage Range	Vсом	COM internally biased or external	lly driven	V _{DD} / 2 - 0.1	V _{DD} /2	V _{DD} / 2 + 0.1	V
Input Resistance at COM	Rcom			75	125		kΩ
Clock Feedthrough					10		mVp-p
Resistive Output Load Drive	RL			10	1		kΩ
Maximum Capacitive Load at OUT	CL			50	500		pF
Input Leakage Current at COM		$\overline{SHDN} = GND, V_{COM} = 0 \text{ to } V_{DD}$			±0.1	±10	μΑ
Input Leakage Current at OS		$V_{OS} = 0 \text{ to } (V_{DD} - 1V) \text{ (Note 3)}$			±0.1	±10	μΑ

ELECTRICAL CHARACTERISTICS—MAX7404/MAX7407 (continued)

 $(V_{DD} = +3V, filter output measured at OUT, 10k\Omega \parallel 50pF load to GND at OUT, $\overline{SHDN} = V_{DD}, OS = COM, 0.1\mu F from COM to GND, f_{CLK} = 100kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
CLOCK			•			
Internal Oscillator Frequency	fosc	Cosc = 1000pF (Note 4)	26	34	43	kHz
Clock Input Current	ICLK	V _{CLK} = 0 or 3V		±15	±30	μΑ
Clock Input High	VIH		V _{DD} - 0.5			V
Clock Input Low	V _{IL}				0.5	V
POWER REQUIREMENTS						
Supply Voltage	V _{DD}		2.7		3.6	V
Supply Current	IDD	Operating mode, no load, IN = OS = COM		2	3.5	mA
Shutdown Current	ISHDN	SHDN = GND, CLK driven from 0 to V _{DD}		0.2	1	μΑ
Power-Supply Rejection Ratio	PSRR	Measured at DC		60		dB
SHUTDOWN			•			
SHDN Input High	V _{SDH}		V _{DD} - 0.5			V
SHDN Input Low	Vsdl				0.5	V
SHDN Input Leakage Current		VSHDN = 0 to VDD		±0.1	±10	μΑ

ELLIPTIC (r = 1.5) FILTER CHARACTERISTICS—MAX7400/MAX7404

 $(V_{DD} = +5V \text{ for MAX7400}, V_{DD} = +3V \text{ for MAX7404}; \text{ filter output measured at OUT; } 10k\Omega \parallel 50pF \text{ load to GND at OUT; } \overline{SHDN} = V_{DD}; V_{COM} = V_{OS} = V_{DD} / 2; f_{CLK} = 100kHz; T_A = T_{MIN} \text{ to } T_{MAX}; \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	$f_{IN} = 0.371f_{C}$	-0.20	-0.10	0.20	
	$f_{IN} = 0.587f_{C}$	-0.20	0.02	0.20	
	$f_{IN} = 0.737f_{C}$	-0.20	-0.08	0.20	
	$f_{IN} = 0.868f_{C}$	-0.20	0.06	0.20	
In-certification Code Deletition to DC Code	$f_{IN} = 0.940f_{C}$	-0.20	-0.03	0.20	
Insertion Gain Relative to DC Gain (Note 5)	$f_{IN} = 0.988f_{C}$	-0.20	0.09	0.25	dB
(14010-0)	$f_{IN} = 1.000f_{C}$	-0.20	0.02	0.25	
	$f_{IN} = 1.500f_{C}$		-82	-75	
	$f_{IN} = 1.601f_{C}$		-84	-78	
	$f_{IN} = 2.020f_{C}$		-83	-78	
	$f_{IN} = 4.020f_{C}$		-85	-78	

ELLIPTIC (r = 1.2) FILTER CHARACTERISTICS—MAX7403/MAX7407


 $(V_{DD} = +5V \text{ for MAX7403}, V_{DD} = +3V \text{ for MAX7407}; \text{ filter output measured at OUT; } 10k\Omega \parallel 50pF \text{ load to GND at OUT; } \overline{SHDN} = V_{DD}; V_{COM} = V_{OS} = V_{DD} / 2; f_{CLK} = 100kHz; T_A = T_{MIN} \text{ to } T_{MAX}; \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	$f_{IN} = 0.408f_{C}$	-0.20	-0.11	0.20	
	fin = 0.640fc	-0.20	0.02	0.20	
	$f_{IN} = 0.784 f_{C}$	-0.20	-0.06	0.20	
	$f_{IN} = 0.902f_{C}$	-0.20	0.10	0.20	
Incertion Cain Deletive to DC Cain	$f_{IN} = 0.956f_{C}$	-0.20	0.02	0.20	
Insertion Gain Relative to DC Gain (Note 5)	$f_{IN} = 0.992f_{C}$	-0.20	0.14	0.30	dB
(Note 3)	f _{IN} = 1.000f _C	-0.20	0.09	0.30	
	$f_{IN} = 1.200 f_{C}$		-58	-50	
	$f_{IN} = 1.261f_{C}$		-59	-54	
	$f_{IN} = 1.533f_{C}$		-60	-54	
	$f_{IN} = 2.875f_{C}$		-60	-54	


- Note 1: The maximum f_C is defined as the clock frequency, f_{CLK} = 100 f_C, at which the peak SINAD drops to 68dB with a sinusoidal input at 0.2f_C.
- **Note 2:** DC insertion gain is defined as $\Delta V_{OUT} / \Delta V_{IN}$.
- Note 3: OS voltages above V_{DD} 1V saturate the input and result in a 75μA typical input leakage current.
- Note 4: For MAX7400/MAX7403, fosc (kHz) ≅ 38 10³ / Cosc (pF). For MAX7404/MAX7407, fosc (kHz) ≅ 34 10³ / Cosc (pF).
- **Note 5:** The input frequencies, f_{IN}, are selected at the peaks and troughs of the frequency responses.

Typical Operating Characteristics

($V_{DD} = +5V$ for MAX7400/MAX7403, $V_{DD} = +3V$ for MAX7404/MAX7407; $V_{COM} = V_{OS} = V_{DD}$ / 2; $\overline{SHDN} = V_{DD}$; $f_{CLK} = 100kHz$; $T_A = +25^{\circ}C$; unless otherwise noted.)








_Typical Operating Characteristics (continued)


 $(V_{DD} = +5V \text{ for MAX7400/MAX7403}, V_{DD} = +3V \text{ for MAX7404/MAX7407}; V_{COM} = V_{OS} = V_{DD} / 2; \overline{SHDN} = V_{DD}; f_{CLK} = 100kHz; T_A = +25°C; unless otherwise noted.)$



Typical Operating Characteristics (continued)


 $(V_{DD} = +5V \text{ for MAX7400/MAX7403}, V_{DD} = +3V \text{ for MAX7404/MAX7407}; V_{COM} = V_{OS} = V_{DD} / 2; \overline{SHDN} = V_{DD}; f_{CLK} = 100kHz; T_A = +25°C; unless otherwise noted.)$


THD PLUS NOISE vs. INPUT SIGNAL **AMPLITUDE (MAX7403)** 0 NO LOAD -10 (SEE TABLE A) -20 -30 -40 -50 -60 -70 -80 -90 0 AMPLITUDE (Vp-p)





AMPLITUDE TEST CONDITIONS **MEASUREMENT f**CLK fin TRACE (Hz) BANDWIDTH (kHz) (kHz) (kHz) Α 2800 14 1400 1000 В 2000 10 80 С 1000 5 500 80 D 200 100 22 1

TABLE A. THD PLUS NOISE vs. INPUT SIGNAL












THD PLUS NOISE vs. INPUT SIGNAL AMPLITUDE AND RESISTIVE LOAD (MAX7407)




Typical Operating Characteristics (continued)

 $(V_{DD} = +5V \text{ for MAX7400/MAX7403}, V_{DD} = +3V \text{ for MAX7404/MAX7407}; V_{COM} = V_{OS} = V_{DD} / 2; \overline{SHDN} = V_{DD}; f_{CLK} = 100kHz; T_A = +25^{\circ}C; unless otherwise noted.)$







Pin Description

PIN	NAME	FUNCTION
1	СОМ	Common Input. Biased internally at midsupply. Bypass externally to GND with a 0.1µF capacitor. To override internal biasing, drive with an external supply.
2	IN	Filter Input
3	GND	Ground
4	V _{DD}	Positive Supply Input: +5V for MAX7400/MAX7403, +3V for MAX7404/MAX7407
5	OUT	Filter Output
6	OS	Offset Adjust Input. To adjust output offset, bias OS externally. Connect OS to COM if no offset adjustment is needed. Refer to Offset and Common-Mode Input Adjustment section.
7	SHDN	Shutdown Input. Drive low to enable shutdown mode; drive high or connect to V _{DD} for normal operation.
8	CLK	Clock Input. To override the internal oscillator, connect to an external clock; otherwise, connect an external capacitor (Cosc) from CLK to GND to set the internal oscillator frequency.

Detailed Description

The MAX7400/MAX7403/MAX7404/MAX7407 family of 8th-order, lowpass filters provides sharp rolloff with good stopband rejection. All parts operate with a 100:1 clock-to-corner frequency ratio and a 10kHz maximum corner frequency. These devices accept a single +5V (MAX7400/MAX7403) or +3V (MAX7404/MAX7407) supply. Figure 1 shows the functional diagram.

Most switched-capacitor filters (SFCs) are designed with biquadratic sections. Each section implements two filtering poles, and the sections can be cascaded to produce higher-order filters. The advantage of this approach is ease of design. However, this type of design is highly sensitive to component variations if any section's Q is high. The MAX7400 family uses an alternative approach, which is to emulate a passive network using switched-capacitor integrators with summing and scaling. The passive network can be synthesized using CAD programs or can be found in many filter books. Figure 2 shows a basic 8th-order ladder elliptic filter structure.

A switched-capacitor filter that emulates a passive ladder filter retains many of the same advantages. The component sensitivity of a passive ladder filter is low when compared to a cascaded biquadratic design, because each component affects the entire filter shape rather than a single pole-zero pair. In other words, a mismatched component in a biquadratic design has a concentrated error on its respective poles, while the same mismatch in a ladder filter design spreads its error over all poles.

Elliptic Characteristics

Lowpass, elliptic filters such as the MAX7400/MAX7403/MAX7404/MAX7407 provide the steepest possible rolloff with frequency of the four most common filter types (Butterworth, Bessel, Chebyshev, and Elliptic). Figure 3 shows the 8th-order elliptic filter response. The high Q value of the poles near the passband edge combined with the stopband zeros allows for the sharp attenuation characteristic of elliptic filters, making these devices ideal for anti-aliasing and post-DAC filtering in single-supply systems (see the *Anti-Aliasing and Post-DAC Filtering* section).

In the frequency domain, the first transmission zero causes the filter's amplitude to drop to a minimum level. Beyond this zero, the response rises as the frequency increases until the next transmission zero. The stopband begins at the stopband frequency, fs. At frequencies above fs, the filter's gain does not exceed the gain at fs.




Figure 1. Functional Diagram




Figure 2. 8th-Order Ladder Filter Network

The corner frequency, f_C, is defined as the point where the filter output attenuation falls just below the passband ripple. The transition ratio is defined as the ratio of the stopband frequency to the corner frequency:

$$r = fS / fC$$

The MAX7400/MAX7404 have a transition ratio of 1.5 and a typical stopband rejection of 82dB. The MAX7403/MAX7407 have a transition ratio of 1.2 (providing the steepest rolloff) and a typical stopband rejection of 60dB.




Figure 3. Elliptic Filter Response

Clock Signal

External Clock

The MAX7400/MAX7403/MAX7404/MAX7407 SCFs were designed for use with external clocks that have a 40% to 60% duty cycle. When using an external clock, drive CLK with a CMOS gate powered from 0 to V_{DD}. Varying the rate of the external clock adjusts the filter corner frequency:

$$f_C = f_{CLK} / 100$$

Internal Clock

When using the internal oscillator, the capacitance (Cosc) on the CLK pin determines the oscillator frequency:

$$f_{OSC}(kHz) = \frac{K \cdot 10^3}{C_{OSC}}$$
; C_{OSC} in pF

where K = 38 for the MAX7400/MAX7403, and K = 34 for the MAX7404/MAX7407. Since the capacitor value is in picofarads, minimize the stray capacitance at CLK so that it does not affect the internal oscillator frequency. Varying the rate of the internal oscillator adjusts the filter's corner frequency by a 100:1 clock-to-corner frequency ratio. For example, an internal oscillator frequency of 100kHz produces a nominal corner frequency of 1kHz.

Input Impedance vs. Clock Frequencies

The MAX7400/MAX7403/MAX7404/MAX7407's input impedance is effectively that of a switched-capacitor resistor and is inversely proportional to frequency. The




Figure 4. Offset Adjustment Circuit

input impedance determined by the following equation represents the average input impedance, since the input current is not continuous. As a rule, use a driver with an output source impedance less than 10% of the filter's input impedance. Estimate the input impedance of the filter using the following formula:

$$Z_{IN}(\Omega) = \frac{1}{(f_{CLK} \cdot C_{IN})}$$

where fclk = clock frequency and CIN = 0.85pF.

Low-Power Shutdown Mode

These devices feature a shutdown mode that is activated by driving \overline{SHDN} low. Placing the filter in shutdown mode reduces the supply current to 0.2µA (typ) and places the output of the filter into a high-impedance state. For normal operation, drive \overline{SHDN} high or connect to V_{DD} .

Applications Information

Offset and Common-Mode Input Adjustment

The voltage at COM sets the common-mode input voltage and is internally biased at midsupply by a resistor-divider. Bypass COM with a 0.1µF capacitor and connect OS to COM. For applications requiring offset adjustment or DC level shifting, apply an external bias voltage through a resistor-divider network to OS, as shown in Figure 4. (Note: Do not leave OS unconnected.) The output voltage is represented by the following equation:

____ /N/1XI/N

with $V_{COM} = V_{DD} / 2$ (typical), and where ($V_{IN} - V_{COM}$) is lowpass filtered by the SCF, and V_{OS} is added at the output stage. See the *Electrical Characteristics* for COM and OS input voltage ranges. Changing the voltage on COM or OS significantly from midsupply reduces the filter's dynamic range.

Power Supplies

The MAX7400/MAX7403 operate from a single +5V supply. The MAX7404/MAX7407 operate from a single +3V supply. Bypass VDD to GND with a 0.1µF capacitor. If dual supplies are required, connect COM to the system ground and GND to the negative supply. Figure 5 shows an example of dual-supply operation. Single-supply and dual-supply performance are equivalent. For single-supply or dual-supply operation, drive CLK and SHDN from GND (V- in dual-supply operation) to VDD. For a ±2.5V supply, use the MAX7400 or MAX7403; for a ±1.5V supply, use MAX7404 or MAX7407. For ±5V dual-supply applications, use the MAX291–MAX297.

Input Signal Amplitude Range

The ideal input signal range is determined by observing the voltage level at which the total harmonic distortion plus noise (THD+N) is minimized for a given corner frequency. The *Typical Operating Characteristics* show THD+N response as the input signal's peak-to-peak amplitude is varied. These measurements are made with OS and COM biased at midsupply.




Figure 5. Dual-Supply Operation

Anti-Aliasing and Post-DAC Filtering When using the MAX7400/MAX7403/MAX7404/MAX7407 for anti-aliasing or post-DAC filtering, synchronize the DAC and the filter clocks. If the clocks are not synchronized, beat frequencies may alias into the passband.

The high clock-to-corner frequency ratio (100:1) also eases the requirements of pre- and post-SCF filtering. At the input, a lowpass filter prevents the aliasing of frequencies around the clock frequency into the passband. At the output, a lowpass filter attenuates the clock feedthrough.

A high clock-to-corner frequency ratio allows a simple RC lowpass filter, with the cutoff frequency set above the SCF corner frequency, to provide input anti-aliasing and reasonable output clock attenuation.

Harmonic Distortion

Harmonic distortion arises from nonlinearities within the filter. Such nonlinearities generate harmonics when a pure sine wave is applied to the filter input. Table 1 lists typical harmonic distortion values with a 10k Ω load and an input signal of 4Vp-p (MAX7400/MAX7403) or 2Vp-p (MAX7404/MAX7407), at TA = +25°C.

Table 1. Typical Harmonic Distortion

FILTER	fCLK (kHz)	fc (kHz)	fin (Hz)	V _{IN} (Vp-p)	-		ICAL IONIC ION	- 1
	(KI 12)	(KI 12)	(112)	(46-6)	2nd	3rd	4th	5th
MAX7400	MAX7400 1 200 4	-89	-82	-89	-86			
IVIAX / 400	500	5	1000	1 4	-89	-77	-93	-88
MAX7403	100	1	200	4	-88	-81	-91	-87
IVIAA / 403	500	5	1000		-84	-80	-90	-91
MAX7404	100	1	200	2	-85	-82	-85	-86
IVIAX / 4U4	500	5	1000	2	-85	-81	-86	-84
MAX7407	100	1	200	2	-85	-82	-85	-86
IVIAA7407	500	5	1000		-86	-84	-85	-86


_Ordering Information (continued)

Chin	Inform	\atian
(.////	Inform	17111011

PART	TEMP. RANGE	PIN-PACKAGE
MAX7403CSA	0°C to +70°C	8 SO
MAX7403CPA	0°C to +70°C	8 Plastic DIP
MAX7403ESA	-40°C to +85°C	8 SO
MAX7403EPA	-40°C to +85°C	8 Plastic DIP
MAX7404CSA	0°C to +70°C	8 SO
MAX7404CPA	0°C to +70°C	8 Plastic DIP
MAX7404ESA	-40°C to +85°C	8 SO
MAX7404EPA	-40°C to +85°C	8 Plastic DIP
MAX7407CSA	0°C to +70°C	8 SO
MAX7407CPA	0°C to +70°C	8 Plastic DIP
MAX7407ESA	-40°C to +85°C	8 SO
MAX7407EPA	-40°C to +85°C	8 Plastic DIP

TRANSISTOR COUNT: 1116

Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600