

PRELIMINARY Data

Data Sheet October 5, 2005

FN7504.2

Micropower Single Supply Rail-to-Rail Input-Output Precision Op Amp

The EL8178 is a micropower precision operational amplifier optimized for single supply operation at 5V and can operate down to 2.4V.

The EL8178 draws minimal supply current while meeting excellent DC-accuracy noise and output drive specifications. Competing devices seriously degrade these parameters to achieve micropower supply current. Offset current, voltage and current noise, slew rate, and gain-bandwidth product are all two to ten times better than on previous micropower op amps.

The EL8178 can be operated from one lithium cell or two Ni-Cd batteries. The input range includes both positive and negative rail. The output swings to both rails.

Ordering Information

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG.#				
EL8178AIW-T7	ВВНА	7" (3K pcs)	6 Ld SOT-23	MDP0038				
EL8178AIW-T7A	ВВНА	7" (250 pcs)	6 Ld SOT-23	MDP0038				
EL8178AIWZ-T7 (Note)	BBPA	7" (3K pcs)	6 Ld SOT-23 (Pb-free)	MDP0038				
EL8178AIWZ-T7A (Note)	BBPA	7" (250 pcs)	6 Ld SOT-23 (Pb-free)	MDP0038				
EL8178BIW-T7	ВВНА	7" (3K pcs)	6 Ld SOT-23	MDP0038				
EL8178BIW-T7A	ВВНА	7" (250 pcs)	6 Ld SOT-23	MDP0038				
EL8178BIWZ-T7 (Note)	BBPA	7" (3K pcs)	6 Ld SOT-23 (Pb-free)	MDP0038				
EL8178BIWZ-T7A (Note)	BBPA	7" (250 pcs)	6 Ld SOT-23 (Pb-free)	MDP0038				
EL8178ISZ (Note)	8178ISZ	-	8 Ld SO (Pb-free)	MDP0027				
EL8178ISZ-T7 (Note)	8178ISZ	7"	8 Ld SO (Pb-free)	MDP0027				
EL8178ISZ-T13 (Note)	8178ISZ	13"	8 Ld SO (Pb-free)	MDP0027				

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


Features

- · 50µA supply current
- 100µV max offset voltage
- · 1pA input bias current
- · 250kHz gain-bandwidth product
- 0.13V/µs slew rate
- · Single supply operation down to 2.4V
- · Rail-to-rail input and output
- · Output sources and sinks 26mA load current
- Pb-Free plus anneal available (RoHS compliant)


Applications

- · Battery- or solar-powered systems
- 4mA to 20mA current loops
- · Handheld consumer products
- · Medical devices
- · Thermocouple amplifiers
- Photodiode pre amps
- · pH probe amplifiers

Pinouts



EL8178 (8 LD SO)



Absolute Maximum Ratings (T_A = 25°C)

Supply Voltage	.5V	Output Short-Circuit Duration
Current into I _N +, I _N -, or ENABLE	mA	Ambient Operating Temperature Range40°C to +85°C
Input Voltage0.5V to V _S + 0.	.5V	Storage Temperature Range65°C to +150°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

$\textbf{Electrical Specifications} \qquad \text{V}_S = \text{5V, 0V, V}_{CM} = \text{0.1V, V}_{O} = \text{1.4V, T}_{A} = \text{25}^{\circ}\text{C unless otherwise specified.}$

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
V _{OS}	Input Offset Voltage	Grade A		50	100	μV
		Grade B		110	400	μV
$\frac{\Delta V_{OS}}{\Delta Time}$	Long Term Input Offset Voltage Stability			TBD		μV/Mo
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Drift vs Temperature	EL8178IW		1.9		μV/°C
ΔΤ		EL8178IS		1.1		μV/°C
I _B	Input Bias Current			1	50	pA
e _N	Input Noise Voltage Density	f _O = 1kHz		35		nV/√Hz
CMIR	Input Voltage Range	Guaranteed by CMRR test	0		5	V
CMRR	Input Voltage Range		0		5	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0V to 5V	80	100		dB
PSRR	Power Supply Rejection Ratio	V _S = 3.3V to 5V	80	100		dB
A _{VOL}	Large Signal Voltage Gain	V_{O} = 0.5V to 4.5V, R_{L} = 100k Ω	100	400		V/mV
		V_{O} = 0.5V to 4.5V, R_{L} = 1k Ω		15		V/mV
V _{OUT}	Maximum Output Voltage Swing	Output low, $R_L = 100k\Omega$		3	6	mV
		Output low, $R_L = 1k\Omega$		130	200	mV
		Output high, $R_L = 100k\Omega$	4.994	4.997		V
		Output high, $R_L = 1k\Omega$	4.8	4.88		V
SR	Slew Rate		0.09	0.13	0.17	V/µs
GBW	Gain Bandwidth Product	f _O = 100kHz		400		kHz
I _{S,ON}	Supply Current, Enabled		40	50	75	μA
I _{S,OFF}	Supply Current, Disabled			3	10	μA
I _O +	Short Circuit Output Current	$R_L = 10\Omega$	18	31		mA
I _O -	Short Circuit Output Current	$R_L = 10\Omega$	17	26		mA
V _S	Minimum Supply Voltage			2.2	2.4	V
V _{INH}	Enable Pin High Level				2	V
V _{INL}	Enable Pin Low Level		0.8			V
I _{ENH}	Enable Pin Input Current	V _{EN} = 5V	0.25	0.7	2	μA
I _{ENL}	Enable Pin Input Current	V _{EN} = 0V	-0.5	0	+0.5	μA

intersil

Typical Performance Curves




FIGURE 1. UNITY GAIN FREQUENCY RESPONSE vs SUPPLY VOLTAGE




FIGURE 2. FREQUENCY RESPONSE vs CLOSED LOOP GAIN




FIGURE 3. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 4. INPUT OFFSET VOLTAGE vs OUTPUT VOLTAGE




FIGURE 5. INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE




FIGURE 6. INPUT BIAS, OFFSET CURRENT vs COMMON-MODE INPUT VOLTAGE

Typical Performance Curves (Continued)




FIGURE 7. A_{VOL} vs FREQUENCY @ $1k\Omega$ LOAD




FIGURE 8. OPEN LOOP GAIN AND PHASE VS FREQUENCY @ $\textbf{100k}\Omega$




FIGURE 9. CMRR vs FREQUENCY




FIGURE 10. PSRR vs FREQUENCY




FIGURE 11. VOLTAGE NOISE




FIGURE 12. V_{OS} vs TEMPERATURE

800

Typical Performance Curves (Continued)





FIGURE 13. EL8178 SOIC V_{OS} vs TEMPERATURE ($V_{S} = 5V$)






FIGURE 15. PACKAGE POWER DISSIPATION vs AMBIENT **TEMPERATURE**




FIGURE 16. PACKAGE POWER DISSIPATION vs AMBIENT **TEMPERATURE**

Applications Information

Introduction

The EL8178 is a rail-to-rail input and output micro-power precision single supply operational amplifier with an enable feature. The device achieves rail-to-rail input and output operation and eliminates the concerns introduced by a conventional rail-to-rail I/O operational Amplifier.

Rail-to-Rail Input

The PFET input stage of the EL8178 has an input common-mode voltage range that goes from negative supply to positive supply without introducing offset errors or degrading performance associated with a conventional rail-to-rail input operational amplifier. Many rail-to-rail input stages use two differential input pairs, a long-tail PNP (or PFET) and an NPN (or NFET). Severe penalties have to be paid for this topology. As the input signal moves from one supply rail to another, the operational amplifier switches from one input pair to the other causing drastic changes in input offset voltage and an undesired change in magnitude and polarity of input offset current.

The EL8178 achieves input rail-to-rail performance without sacrificing important precision specifications and without degrading distortion performance. The EL8178's input offset voltage exhibits a smooth behavior throughout the entire common-mode input range.

Rail-to-Rail Output

A pair of complementary MOSFET devices achieves rail-to-rail output swing. The NMOS sinks current to swing the output in the negative direction. The PMOS sources current to swing the output in the positive direction. The EL8178 with a $100 \mathrm{k}\Omega$ load will swing to within 3mV of the supply rails.

Enable/Disable Feature

The EL8178 offers an EN pin. The active low enable pin disables the device when pulled up to at least 2.2V. Upon disable the part consumes typically $3\mu A$, while the output is in a high impedance state. The EN also has an internal pull down. If left open, the EN pin will pull to negative rail and the device will be enabled by default. The high impedance at output during disable allows multiple EL8178s to be connected together as a MUX. The outputs are tied together in parallel and a channel can be selected by the EN pin.

Typical Applications




FIGURE 17. PH PROBE AMPLIFIER

A general-purpose combination pH probe has extremely high output impedance typically in the range of $10G\Omega$ to $12G\Omega$. Low loss and expensive Teflon cables are often used to connect the PH probe to the meter electronics. The above circuit provides a low-cost alternative solution using the EL8178 and a low-cost coax cable. The EL8178 PMOS high impedance input senses the pH probe output signal and buffers it to drive the coax cable. Its rail-to-rail input nature also eliminates the need for a bias resistor network required by other amplifiers in the same application.






FIGURE 18. THERMOCOUPLE AMPLIFIER

Thermocouples are the most popular temperature-sensing device because of their low cost, interchangeability, and ability to measure a wide range of temperatures. The EL8178 is used to convert the differential thermocouple voltage into single-ended signal with 10X gain. The EL8178's rail-to-rail input characteristic allows the thermocouple to be biased at ground and the converter to run from a single 5V supply.

intersil FN7504.2 October 5, 2005

SO Package Outline Drawing





	DIMENSION TABLE							
Symbol	SO-8	SO-14	S016 (0.150")	S016 (0.300") (S0L-16)	S020 (S0L-20)	S024 (S0L-24)	S028 (S0L-28)	Tolerance
A	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX.
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	+/- 0.003
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	+/- 0.002
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	+/- 0.003
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	+/- 0.001
D (1)(3)	0.193	0.341	0.390	0.406	0.504	0.606	0.704	+/- 0.004
E	0.236	0.236	0.236	0.406	0.406	0.406	0.406	+/- 0.008
E1 (2)(3)	0.154	0.154	0.154	0.295	0.295	0.295	0.295	+/- 0.004
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	+/- 0.009
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference
N	8	14	16	16	20	24	28	Reference

Drawing #: MDP0027
Rev: L
Date: 2/15/01
Units: Inches
JEDEC Reg: MS-012/013

PACKAGE OUTLINE DRAWING SMALL OUTLINE (SO) PACKAGE FAMILY




Semiconductor, Inc.

Notes:

- (1) Plastic or metal protrusions of 0.006" maximum per side are not included.
- (2) Plastic interlead protrusions of 0.010" maximum per side are not included.
- (3) Dimensions ${\rm "D"}$ and ${\rm "E1"}$ are measured at Datum Plane ${\rm "H"}.$
- (4) Dimensioning and tolerancing per ASME Y14.5M-1994.

SOT-23 Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil

T