


# DUAL-BAND RF SYNTHESIZER WITH INTEGRATED VCOS FOR WIRELESS COMMUNICATIONS

### **FEATURES**

- Dual-band RF synthesizers
  - RF1: 900 MHz to 1.8 GHz
  - RF2: 750 MHz to 1.5 GHz
- IF synthesizer
  - IF: 62.5 to 1000 MHz
- Integrated VCOs, loop filters, varactors, and resonators
- Minimal (2) number of external components required
- Low phase noise
- Programmable powerdown modes
- 1 µA standby current
- 18 mA typical supply current
- 2.7 to 3.6 V operation
- Packages: 24-pin TSSOP, 28-lead QFN
  - Lead-free and RoHS compliant




## **Applications**


- Dual-band communications
- Digital cellular telephones GSM 850, E-GSM 900, DCS 1800, PCS 1900
- Digital cordless phones
- Analog cordless phones
- Wireless local loop

## **Description**

The Si4133 is a monolithic integrated circuit that performs both IF and dual-band RF synthesis for wireless communications applications. The Si4133 includes three VCOs, loop filters, reference and VCO dividers, and phase detectors. Divider and powerdown settings are programmable with a three-wire serial interface.

### **Functional Block Diagram**





Patents pending



# TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Typical Application Circuits	15
3. Functional Description	16
3.1. Serial Interface	16
3.2. Setting the VCO Center Frequencies	16
3.3. Extended Frequency Operation	17
3.4. Self-Tuning Algorithm	17
3.5. Output Frequencies	18
3.6. PLL Loop Dynamics	18
3.7. RF and IF Outputs	
3.8. Reference Frequency Amplifier	19
3.9. Powerdown Modes	
3.10. Auxiliary Output (AUXOUT)	20
4. Control Registers	21
5. Pin Descriptions: Si4133-GT	27
6. Pin Descriptions: Si4133-GM	29
7. Ordering Guide	
8. Si4133 Derivative Devices	31
9. Package Outline: Si4133-GT	
10. Package Outline: Si4133-GM	33
Document Change List	
Contact Information	



3

# 1. Electrical Specifications

**Table 1. Recommended Operating Conditions** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Temperature	T <sub>A</sub>		-40	25	85	°C
Supply Voltage	$V_{DD}$		2.7	3.0	3.6	V
Supply Voltages Difference	$V_\Delta$	$(V_{DDR} - V_{DDD}),$ $(V_{DDI} - V_{DDD})$	-0.3	_	0.3	V

**Note:** All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise stated.

Table 2. Absolute Maximum Ratings<sup>1,2</sup>

Parameter	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to 4.0	V
Input Current <sup>3</sup>	I <sub>IN</sub>	±10	mA
Input Voltage <sup>3</sup>	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> +0.3	V
Storage Temperature Range	T <sub>STG</sub>	-55 to 150	°C

#### Notes:

- 1. Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. This device is a high performance RF integrated circuit with an ESD rating of < 2 kV. Handling and assembly of this device should only be done at ESD-protected workstations.
- 3. For signals SCLK, SDATA, SEN, PWDN and XIN.



# **Table 3. DC Characteristics**

 $(V_{DD} = 2.7 \text{ to } 3.6 \text{ V}, T_A = -40 \text{ to } 85 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Total Supply Current <sup>1</sup>		RF1 and IF operating	_	18	27	mA
RF1 Mode Supply Current <sup>1</sup>			_	10	16	mA
RF2 Mode Supply Current <sup>1</sup>			_	9	16	mA
IF Mode Supply Current <sup>1</sup>			_	8	13	mA
Standby Current		PWDN = 0	_	1	_	μΑ
High Level Input Voltage <sup>2</sup>	V <sub>IH</sub>		0.7 V <sub>DD</sub>	_	_	V
Low Level Input Voltage <sup>2</sup>	V <sub>IL</sub>		_	_	0.3 V <sub>DD</sub>	V
High Level Input Current <sup>2</sup>	I <sub>IH</sub>	$V_{IH} = 3.6 \text{ V},$ $V_{DD} = 3.6 \text{ V}$	-10	_	10	μΑ
Low Level Input Current <sup>2</sup>	I <sub>IL</sub>	V <sub>IL</sub> = 0 V, V <sub>DD</sub> = 3.6 V	-10	_	10	μΑ
High Level Output Voltage <sup>3</sup>	V <sub>OH</sub>	I <sub>OH</sub> = -500 μA	V <sub>DD</sub> -0.4	_	_	V
Low Level Output Voltage <sup>3</sup>	V <sub>OL</sub>	I <sub>OH</sub> = 500 μA	_	1	0.4	V

### Notes:

- RF1 = 1.6 GHz, RF2 = 1.1 GHz, IFOUT = 550 MHz, LPWR = 0.
   For signals SCLK, SDATA, SEN, and PWDN.
   For signal AUXOUT.

# **Table 4. Serial Interface Timing**

 $(V_{DD} = 2.7 \text{ to } 3.6 \text{ V}, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter <sup>1</sup>	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK Cycle Time	t <sub>clk</sub>	Figure 1	40	_	_	ns
SCLK Rise Time	t <sub>r</sub>	Figure 1	_	_	50	ns
SCLK Fall Time	t <sub>f</sub>	Figure 1	_	_	50	ns
SCLK High Time	t <sub>h</sub>	Figure 1	10	_	_	ns
SCLK Low Time	tı	Figure 1	10	_	_	ns
SDATA Setup Time to SCLK <sup>↑2</sup>	t <sub>su</sub>	Figure 2	5	_	_	ns
SDATA Hold Time from SCLK <sup>2</sup>	t <sub>hold</sub>	Figure 2	0	_		ns
SEN↓ to SCLK↑ Delay Time²	t <sub>en1</sub>	Figure 2	10	_	_	ns
SCLK↑ to SEN↑ Delay Time²	t <sub>en2</sub>	Figure 2	12	_	_	ns
SEN↑ to SCLK↑ Delay Time²	t <sub>en3</sub>	Figure 2	12	_	_	ns
SEN Pulse Width	t <sub>w</sub>	Figure 2	10	_	_	ns

### Notes:

- 1. All timing is referenced to the 50% level of the waveforms unless otherwise noted.
- 2. Timing is not referenced to 50% level of the waveform. See Figure 2.




Figure 1. SCLK Timing Diagram




Figure 2. Serial Interface Timing Diagram




Figure 3. Serial Word Format



### **Table 5. RF and IF Synthesizer Characteristics**

 $(V_{DD} = 2.7 \text{ to } 3.6 \text{ V}, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter <sup>1</sup>	Symbol	Test Condition	Min	Тур	Max	Unit
XIN Input Frequency	f <sub>REF</sub>		2	_	26	MHz
Reference Amplifier Sensitivity	$V_{REF}$		0.5	_	V <sub>DD</sub> +0.3 V	V <sub>PP</sub>
Phase Detector Update Frequency	$f_{\phi}$	$f_{\phi} = f_{REF}/R$	0.010	_	1.0	MHz
RF1 VCO Center Frequency Range	f <sub>CEN</sub>		947	_	1720	MHz
RF1 VCO Tuning Range <sup>2</sup>		Extended frequency operation	1850	_	2050	MHz
RF2 VCO Center Frequency Range	f <sub>CEN</sub>		789	_	1429	MHz
RF Tuning Range from f <sub>CEN</sub>		Note: L <sub>EXT</sub> ±10%	-5	_	5	%
IF VCO Center Frequency Range	f <sub>CEN</sub>		526	_	952	MHz
IFOUT Tuning Range		with IFDIV	62.5	_	1000	MHz
IFOUT Tuning Range from f <sub>CEN</sub>		Note: L <sub>EXT</sub> ±10%	-5	_	5	%
RF1 VCO Pushing		Open loop	_	500	_	kHz/V
RF2 VCO Pushing			_	400	_	kHz/V
IF VCO Pushing			_	300	_	kHz/V
RF1 VCO Pulling		VSWR = 2:1, all	_	400	_	kHz <sub>PP</sub>
RF2 VCO Pulling		phases, open loop	_	300	_	kHz <sub>PP</sub>
IF VCO Pulling			_	100	_	kHz <sub>PP</sub>
RF1 Phase Noise		1 MHz offset	_	-132	_	dBc/Hz
RF1 Integrated Phase Error		10 Hz to 100 kHz	_	0.9	_	degrees rms
RF2 Phase Noise		1 MHz offset	_	-134	_	dBc/Hz
RF2 Integrated Phase Error		10 Hz to 100 kHz	_	0.7	_	degrees rms
IF Phase Noise		100 kHz offset	_	-117	_	dBc/Hz
IF Integrated Phase Error		100 Hz to 100 kHz	_	0.4	_	degrees rms

## Notes:

- 1.  $f_{\phi}$  = 200 kHz, RF1 = 1.6 GHz, RF2 = 1.2 GHz, IFOUT = 550 MHz, LPWR = 0, for all parameters unless otherwise noted.
- 2. Extended frequency operation only.  $V_{DD} \ge 3.0$  V, QFN only, VCO Tuning Range fixed by directly shorting the RFLA and RFLB pins. See Application Note 41 for more details on the Si4133 extended frequency operation.
- 3. From powerup request (PWDN↑ or SEN↑ during a write of 1 to bits PDIB and PDRB in Register 2) to RF and IF synthesizers ready (settled to within 0.1 ppm frequency error).
- **4.** From powerdown request (PWDN↓, or SEN↑ during a write of 0 to bits PDIB and PDRB in Register 2) to supply current equal to I<sub>PWDN</sub>.



### Table 5. RF and IF Synthesizer Characteristics (Continued)

 $(V_{DD} = 2.7 \text{ to } 3.6 \text{ V}, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter <sup>1</sup>	Symbol	Test Condition	Min	Тур	Max	Unit
RF1 Harmonic Suppression		Second Harmonic	_	-26	-20	dBc
RF2 Harmonic Suppression			_	-26	-20	dBc
IF Harmonic Suppression			_	-26	-20	dBc
RFOUT Power Level		$Z_L = 50 \Omega$	-8	-3	1	dBm
RFOUT Power Level <sup>2</sup>		$Z_L = 50 \Omega$ , RF1 active, Extended frequency operation	-14	-7	1	dBm
IFOUT Power Level		$Z_L = 50 \Omega$	-8	-4	0	dBm
RF1 Output Reference Spurs		Offset = 200 kHz	1	-65	_	dBc
		Offset = 400 kHz		-71	_	dBc
		Offset = 600 kHz		<b>-75</b>	_	dBc
RF2 Output Reference Spurs		Offset = 200 kHz	_	-65	_	dBc
		Offset = 400 kHz		<b>-71</b>	_	dBc
		Offset = 600 kHz	_	-75	_	dBc
Powerup Request to Synthesizer Ready <sup>3</sup> Time	t <sub>pup</sub>	Figures 4, 5	_	40/f <sub>\phi</sub>	50/f <sub>\phi</sub>	
Powerdown Request to Synthesizer Off <sup>4</sup> Time	t <sub>pdn</sub>	Figures 4, 5	_	_	100	ns

## Notes:

- 1.  $f_{\phi} = 200 \text{ kHz}$ , RF1 = 1.6 GHz, RF2 = 1.2 GHz, IFOUT = 550 MHz, LPWR = 0, for all parameters unless otherwise noted.
- 2. Extended frequency operation only.  $V_{DD} \ge 3.0 \text{ V}$ , QFN only, VCO Tuning Range fixed by directly shorting the RFLA and RFLB pins. See Application Note 41 for more details on the Si4133 extended frequency operation.
- 3. From powerup request (PWDN↑ or SEN↑ during a write of 1 to bits PDIB and PDRB in Register 2) to RF and IF synthesizers ready (settled to within 0.1 ppm frequency error).
- **4.** From powerdown request (PWDN↓, or SEN↑ during a write of 0 to bits PDIB and PDRB in Register 2) to supply current equal to I<sub>PWDN</sub>.




Figure 4. Software Power Management Timing Diagram




Figure 5. Hardware Power Management Timing Diagram






Figure 6. Typical Transient Response RF1 at 1.6 GHz with 200 kHz Phase Detector Update Frequency






Figure 7. Typical RF1 Phase Noise at 1.6 GHz with 200 kHz Phase Detector Update Frequency




Figure 8. Typical RF1 Spurious Response at 1.6 GHz with 200 kHz Phase Detector Update Frequency






Figure 9. Typical RF2 Phase Noise at 1.2 GHz with 200 kHz Phase Detector Update Frequency




Figure 10. Typical RF2 Spurious Response at 1.2 GHz with 200 kHz Phase Detector Update Frequency






Figure 11. Typical IF Phase Noise at 550 MHz with 200 kHz Phase Detector Update Frequency





Figure 12. IF Spurious Response at 550 MHz with 200 kHz Phase Detector Update Frequency



# 2. Typical Application Circuits



\* Add  $30\Omega$  series resistance if using IF output divide values 2, 4, or 8.

**Figure 13. Si4133-GT** 




Figure 14. Si4133-GM



# 3. Functional Description

The Si4133 is a monolithic integrated circuit that performs IF and dual-band RF synthesis for wireless communications applications. This integrated circuit (IC), with minimal external components, completes the frequency synthesis function necessary for RF communications systems.

The Si4133 has three complete phase-locked loops (PLLs) with integrated voltage-controlled oscillators (VCOs). The low phase noise of the VCOs makes the Si4133 suitable for demanding wireless communications applications. Phase detectors, loop filters, and reference and output frequency dividers are integrated. The IC is programmed with a three-wire serial interface.

Two PLLs are provided for dual-band RF synthesis. These RF PLLs are multiplexed so that only one PLL is active at a time, as determined by the setting of an internal register. The active PLL is the last one to be written. The center frequency of the VCO in each PLL is set by the value of an external inductance. Inaccuracies in these inductances are compensated for by the self-tuning algorithm. The algorithm is run after powerup or after a change in the programmed output frequency.

Each RF PLL, when active, can adjust the RF output frequency by ±5% of its VCO's center frequency. Because the two VCOs can be set to have widely separated center frequencies, the RF output can be programmed to service two widely separated frequency bands by programming the corresponding N-Divider. One RF VCO is optimized to have its center frequency set between 947 MHz and 1.72 GHz, while the second RF VCO is optimized to have its center frequency set between 789 MHz and 1.429 GHz.

One PLL is provided for IF frequency synthesis. The center frequency of this circuit's VCO is set by the connection of an external inductance. The PLL can adjust the IF output frequency by ±5% of the VCO center frequency. Inaccuracies in the value of the external inductance are compensated for by the Si4133's proprietary self-tuning algorithm. This algorithm is initiated each time the PLL is powered-up (by either the PWDN pin or by software) and/or each time a new output frequency is programmed.

The IF VCO can have its center frequency set as low as 526 MHz and as high as 952 MHz. An IF output divider divides down the IF output frequencies, if needed. The divider is programmable and is capable of dividing by 1, 2, 4, or 8.

The unique PLL architecture used in the Si4133 produces settling (lock) times that are comparable in speed to fractional-N architectures without the high phase noise or spurious modulation effects often associated with those designs.

#### 3.1. Serial Interface

A timing diagram for the serial interface is shown in Figure 2 on page 7. Figure 3 on page 7 shows the format of the serial word.

The Si4133 is programmed serially with 22-bit words comprised of 18-bit data fields and 4-bit address fields. When the serial interface is enabled (i.e., when SEN is low) data and address bits on the SDATA pin are clocked into an internal shift register on the rising edge of SCLK. Data in the shift register is then transferred on the rising edge of SEN into the internal data register addressed in the address field. The serial interface is disabled when SEN is high.

Table 12 on page 21 summarizes the data register functions and addresses. The internal shift register ignores leading bits before the 22 required bits.

## 3.2. Setting the VCO Center Frequencies

The PLLs can adjust the IF and RF output frequencies ±5% of the center frequencies of their VCOs. Each center frequency is established by the value of an external inductance connected to the respective VCO. Manufacturing tolerances of ±10% for the external inductances are acceptable. The Si4133 compensates for inaccuracies in each inductance by executing a self-tuning algorithm after PLL powerup or after a change in the programmed output frequency.

Because the total tank inductance is in the low nH range, the inductance of the package must be considered when determining the correct external inductance. The total inductance ( $L_{TOT}$ ) presented to each VCO is the sum of the external inductance ( $L_{EXT}$ ) and the package inductance ( $L_{PKG}$ ). Each VCO has a nominal capacitance ( $C_{NOM}$ ) in parallel with the total inductance, and the center frequency is as follows:

$$f_{CEN} = \frac{1}{2\pi \sqrt{L_{TOT} \times C_{NOM}}}$$

or

$$f_{CEN} = \frac{1}{2\pi \sqrt{(L_{PKG} + L_{EXT}) \times C_{NOM}}}$$

Tables 6 and 7 summarize the characteristics of each VCO.



Table 6. Si4133-GT VCO Characteristics

vco	f <sub>CEN</sub> Range (MHz)		C <sub>NOM</sub> (pF)	L <sub>PKG</sub> (nH)	L <sub>EXT</sub> F	
	Min	Max			Min	Max
RF1	947	1720	4.3	2.0	0.0	4.6
RF2	789	1429	4.8	2.3	0.3	6.2
IF	526	952	6.5	2.1	2.2	12.0

**Table 7. Si4133-GM VCO Characteristics** 

vco	f <sub>CEN</sub> Range (MHz)		C <sub>NOM</sub> (pF)	L <sub>PKG</sub> (nH)	L <sub>EXT</sub> F (n	
	Min	Max			Min	Max
RF1	947	1720	4.3	1.5	0.5	5.1
RF2	789	1429	4.8	1.5	1.1	7.0
IF	526	952	6.5	1.6	2.7	12.5




Figure 15. External Inductance Connection

As a design example, consider that the goal is to synthesize frequencies in a 25 MHz band between 1120 and 1145 MHz using the Si4133-GT. The center frequency should be defined as midway between the two extremes, or 1132.5 MHz. The PLL can adjust the VCO output frequency  $\pm 5\%$  of the center frequency, or  $\pm 56.6$  MHz of 1132.5 MHz (i.e., from approximately 1076 to 1189 MHz). The RF2 VCO has a  $C_{NOM}$  of 4.8 pF. A 4.1 nH inductance in parallel with this capacitance yields the required center frequency. An external inductance of 1.8 nH should be connected between RFLC and RFLD as shown in Figure 15. This, in addition to 2.3 nH of package inductance, presents

the correct total inductance to the VCO. In manufacturing, the external inductance can vary ±10% of its nominal value and the Si4133 corrects for the variation with the self-tuning algorithm.

For more information on designing the external trace inductors, refer to Application Note 31: Inductor Design for the Si41xx Synthesizer Family.

## 3.3. Extended Frequency Operation

The Si4133 may operate at an extended frequency range of 1850 MHz to 2050 MHz by connecting the RFLA and RFLB pins directly. For information on configuring the Si4133 for extended frequency operation, refer to Application Note 41: Extended Frequency Operation of Silicon Laboratories Frequency Synthesizers.

# 3.4. Self-Tuning Algorithm

The self-tuning algorithm is initiated immediately after powerup of a PLL or, if the PLL is already powered, after a change in its programmed output frequency. This algorithm attempts to tune the VCO so that its freerunning frequency is near the required output frequency. In doing so, the algorithm compensates for manufacturing tolerance errors in the value of the external inductance connected to the VCO. It also reduces the frequency error for which the PLL must correct to get the precise required output frequency. The self-tuning algorithm leaves the VCO oscillating at a frequency in error by somewhat less than 1% of the desired output frequency.

After self-tuning, the PLL controls the VCO oscillation frequency. The PLL completes frequency locking, eliminating any remaining frequency error. From then on, it maintains frequency-lock, compensating for effects of temperature and supply voltage variations.

The Si4133's self-tuning algorithm compensates for component value errors at any temperature within the specified temperature range. However, the ability of the PLL to compensate for drift in component values that occur after self-tuning is limited. For external inductances with temperature coefficients approximately ±150 ppm/°C, the PLL can maintain lock for changes in temperature of approximately ±30 °C.

Applications where the PLL is regularly powered down or the frequency is periodically reprogrammed minimize or eliminate the potential effects of temperature drift because the VCO is re-tuned in either case. In applications where the ambient temperature can drift substantially after self-tuning, it might be necessary to monitor the lock-detect bar (LDETB) signal on the AUXOUT pin to determine whether a PLL is about to run out of locking capability. See "3.10. Auxiliary Output



(AUXOUT)" for how to select LDETB. The LDETB signal is low after self-tuning is completed but rises when the IF or RF PLL nears the limit of its compensation range. LDETB is also high when either PLL is executing the self-tuning algorithm. The output frequency is still locked when LDETB goes high, but the PLL eventually loses lock if the temperature continues to drift in the same direction. Therefore, if LDETB goes high both the IF and RF PLLs should be re-tuned promptly by initiating the self-tuning algorithm.

## 3.5. Output Frequencies

The IF and RF output frequencies are set by programming the R- and N-Divider registers. Each PLL has R and N registers so that each can be programmed independently. Programming either the R- or N-Divider register for RF1 or RF2 automatically selects the associated output.

The reference frequency on the XIN pin is divided by R and this signal is input to the PLL's phase detector. The other input to the phase detector is the PLL's VCO output frequency divided by N. The PLL acts to make these frequencies equal.

That is, after an initial transient:

$$\frac{f_{OUT}}{N} = \frac{f_{REF}}{R}$$

or

$$f_{OUT} \, = \, \frac{N}{R} \times f_{REF}$$

The R values are set by programming the RF1 R-Divider register (Register 6), the RF2 R-Divider register (Register 7) and the IF R-Divider register (Register 8).

The N values are set by programming the RF1 N-Divider register (Register 3), the RF2 N-Divider register (Register 4), and the IF N-Divider register (Register 5).

Each N-Divider is implemented as a conventional high speed divider. That is, it consists of a dual-modulus prescaler, a swallow counter, and a lower speed synchronous counter. However, the control of these sub-circuits is automatically handled. Only the appropriate N value should be programmed.

### 3.6. PLL Loop Dynamics

The transient response for each PLL is determined by its phase detector update rate  $f_{\varphi}$  (equal to  $f_{REF}/R$ ) and the phase detector gain programmed for each RF1, RF2, or IF synthesizer. See Register 1. Four different settings for the phase detector gain are available for each PLL. The highest gain is programmed by setting the two phase detector gain bits to 00, and the lowest by

setting the bits to 11. The values of the available gains, relative to the highest gain, are as follows:

Table 8. Gain Values (Register 1)

K <sub>P</sub> Bits	Relative P.D. Gain
00	1
01	1/2
10	1/4
11	1/8

The gain value bits is automatically set with the Auto  $K_P$  bit (bit 2) in the Main Configuration register to 1. In setting this bit, the gain values are optimized for a given value of N. In general, a higher phase detector gain decreases in-band phase noise and increase the speed of the PLL transient until the point at which stability begins to be compromised. The optimal gain depends on N. Table 9 lists recommended settings for different values of N. These are the settings when the Auto  $K_P$  bit is set.

Table 9. Optimal K<sub>P</sub> Settings

N	RF1 K <sub>P1</sub> <1:0>	RF2 K <sub>P2</sub> <3:2>	IF K <sub>PI</sub> <5:4>
≤2047	00	00	00
2048 to 4095	00	00	01
4096 to 8191	00	01	10
8192 to 16383	01	10	11
16384 to 32767	10	11	11
≥32768	11	11	11

The VCO gain and loop filter characteristics are not programmable.

The settling time for the PLL is directly proportional to its phase detector update period  $T_{\varphi}$  ( $T_{\varphi}$  equals  $1/f_{\varphi}$ ). A typical transient response is shown in Figure 6 on page 11. During the first 13 update periods the Si4133 executes the self-tuning algorithm. From then on the PLL controls the output frequency. Because of the unique architecture of the Si4133 PLLs, the time required to settle the output frequency to 0.1 ppm error is automatically 25 update periods. The total time after powerup or a change in programmed frequency until the synthesized frequency is settled—including time for self-tuning—is approximately 40 update periods.

Note: The settling time analysis holds for RF1  $f_{\varphi} \leq$  500 kHz. For RF1  $f_{\varphi} >$  500 kHz, the settling time is larger.

SHICAN LARS

## 3.7. RF and IF Outputs

The RFOUT and IFOUT pins are driven by amplifiers that buffer the RF VCOs and IF VCO respectively. The RF output amplifier receives its input from the RF1 or RF2 VCO, depending on which R- or N-Divider register is written last. For example, programming the N-Divider register for RF1 automatically selects the RF1 VCO output.

Figures 13 and 14 show application diagrams for the Si4133. The RF output signal must be ac coupled to its load through a capacitor. An external inductance between the RFOUT pin and the ac coupling capacitor is required as part of an output matching network to maximize power delivered to the load. This 2 nH inductance can be realized with a PC board trace. The network is made to provide an adequate match to an external 50  $\Omega$  load for both the RF1 and RF2 frequency bands. The matching network also filters the output signal to reduce harmonic distortion.

The IFOUT pin must also be ac coupled to its load through a capacitor. The IF output level is dependent upon the load. Figure 18 on page 20 displays the output level versus load resistance for a variety of output frequencies. For resistive loads greater than 500  $\Omega$  the output level saturates and the bias currents in the IF output amplifier are higher than required. The LPWR bit in the Main Configuration register (Register 0) can be set to 1 to reduce the bias currents and therefore reduce the power dissipated by the IF amplifier. For loads less than 500  $\Omega$ , LPWR should be set to 0 to maximize the output level.

For IF frequencies greater than 500 MHz, a matching network is required to drive a 50  $\Omega$  load. See Figure 16. The value of L<sub>MATCH</sub> can be determined from Table 10.

Table 10. L<sub>MATCH</sub> Values

Frequency	L <sub>MATCH</sub>
500–600 MHz	40 nH
600–800 MHz	27 nH
800 MHz-1 GHz	18 nH




Figure 16. IF Frequencies > 500 MHz

For frequencies less than 500 MHz, the IF output buffer can directly drive a 200  $\Omega$  resistive load or higher. For resistive loads greater than 500  $\Omega$  (f < 500 MHz) the LPWR bit can be set to reduce the power consumed by the IF output buffer. See Figure 17.




Figure 17. IF Frequencies < 500 MHz

## 3.8. Reference Frequency Amplifier

The Si4133 provides a reference frequency amplifier. If the driving signal has CMOS levels it can be connected directly to the XIN pin. Otherwise, the reference frequency signal should be ac coupled to the XIN pin through a 560 pF capacitor.

#### 3.9. Powerdown Modes

Table 11 summarizes the powerdown functionality. The Si4133 can be powered down by taking the PWDN pin low or by setting bits in the Powerdown register (Register 2). When the PWDN pin is low, the Si4133 is powered down regardless of the Powerdown register settings. When the PWDN pin is high, power management is in control of the Powerdown register bits.

The IF and RF sections of the Si4133 circuitry can be individually powered down by setting the Powerdown register bits PDIB and PDRB low, respectively. The reference frequency amplifier is also powered up if the PDRB and PDIB bits are high. Also, setting the AUTOPDB bit to 1 in the Main Configuration register (Register 0) is equivalent to setting both bits in the Powerdown register to 1.

The serial interface remains available and can be written in all powerdown modes.



# 3.10. Auxiliary Output (AUXOUT)

The signal appearing on AUXOUT is selected by setting the AUXSEL bits in the Main Configuration register (Register 0).

The LDETB signal can be selected by setting the AUXSEL bits to 11. This signal can be used to indicate that the IF or RF PLL is going to lose lock because of excessive ambient temperature drift and should be re-tuned. The LDETB signal indicates a logical OR result if both IF and RF are simultaneously generating a signal.

PWDN Pin	AUTOPDB	PDIB	PDRB	IF Circuitry	RF Circuitry
PWDN = 0	X	X	Х	OFF	OFF
	0	0	0	OFF	OFF
	0	0	1	OFF	ON
PWDN = 1	0	1	0	ON	OFF
	0	1	1	ON	ON
	1	х	х	ON	ON

**Table 11. Powerdown Configuration** 




Figure 18. Typical IF Output Voltage vs. Load Resistance at 550 MHz

CHICAN LARC

# 4. Control Registers

**Table 12. Register Summary** 

Register	Name	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	Main Configura- tion	0	0	0	0	AUX [1:		IF[		0	0	0	0	LPWR	0	AUTO PDB	AUTO K <sub>P</sub>	RF PWR	0
1	Phase Detector Gain	0	0	0	0	0	0	0	0	0	0	0	0	K <sub>PI</sub> I	[1:0]	K <sub>P2</sub>	[1:0]	K <sub>P1</sub>	[1:0]
2	Powerdown	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PDIB	PDRB
3	RF1 N-Divider									N	RF1[	17:0]			•	•			
4	RF2 N-Divider	0		N <sub>RF2</sub> [16:0]															
5	IF N-Divider	0	0								1	V <sub>IF</sub> [1	5:0]						
6	RF1 R-Divider	0	0	0	0	0							R <sub>RF</sub>	: <sub>1</sub> [12:0]					
7	RF2 R-Divider	0	0	0	0	0							R <sub>RF</sub>	: <sub>2</sub> [12:0]					
8	IF R-Divider	0	0	0	0	0							R <sub>IF</sub>	[12:0]					
9	Reserved																		
											ı								
15	Reserved																		

**Note:** Registers 9–15 are reserved. Writes to these registers might result in unpredictable behavior. Registers not listed here are reserved and should not be written.



# Register 0. Main Configuration Address Field = A[3:0] = 0000

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	AUX [1:	SEL :0]		OIV :0]	0	0	0	0	LPWR	0	AUTO PDB	AUTO K <sub>P</sub>	RF PWR	0

Bit	Name	Function
17:14	Reserved	Program to zero.
13:12	AUXSEL[1:0]	Auxiliary Output Pin Definition.  00 = Reserved.  01 = Force output low.  10 = Reserved.  11 = Lock Detect—LDETB.
11:10	IFDIV[1:0]	IF Output Divider.  00 = IFOUT = IFVCO Frequency  01 = IFOUT = IFVCO Frequency/2  10 = IFOUT = IFVCO Frequency/4  11 = IFOUT = IFVCO Frequency/8
9:6	Reserved	Program to zero.
5	LPWR	Output Power-Level Settings for IF Synthesizer Circuit. $0 = R_{LOAD} < 500 \ \Omega \text{—normal power mode.} \\ 1 = R_{LOAD} \geq 500 \ \Omega \text{—low power mode.}$
4	Reserved	Program to zero.
3	AUTOPDB	Auto Powerdown.  0 = Software powerdown is controlled by Register 2.  1 = Equivalent to setting all bits in Register 2 = 1.
2	AUTOK <sub>P</sub>	Auto K <sub>P</sub> Setting.  0 = K <sub>P</sub> s are controlled by Register 1.  1 = K <sub>P</sub> s are set according to Table 9 on page 18.
1	RFPWR	Program to zero. (Used for extended frequency operation. See AN41 for more information.)
0	Reserved	Program to zero.



Register 1. Phase Detector Gain Address Field (A[3:0]) = 0001

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	K <sub>Pl</sub>	[1:0]	K <sub>P2</sub>	[1:0]	K <sub>P1</sub>	[1:0]

Bit	Name	Function
17:6	Reserved	Program to zero.
5:4	K <sub>PI</sub> [1:0]	IF Phase Detector Gain Constant.*
		N Value K <sub>PI</sub>
		<2048 = 00
		2048–4095 = 01
		4096–8191 = 10
		>8191 = 11
3:2	K <sub>P2</sub> [1:0]	RF2 Phase Detector Gain Constant.*
		N Value K <sub>P2</sub>
		<4096 = 00
		4096–8191 = 01
		8192–16383 = 10
		>16383 = 11
1:0	K <sub>P1</sub> [1:0]	RF1 Phase Detector Gain Constant.*
		N Value K <sub>P1</sub>
		<8192 = 00
		8192–16383 = 01
		16384–32767 = 10
		>32767 = 11

\*Note: When  $AUTOK_P = 1$ , these bits do not need to be programmed. When  $AUTOK_P = 0$ , use these recommended values for programming Phase Detector Gain.



23

# Register 2. Powerdown Address Field (A[3:0]) = 0010

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PDIB	PDRB

Bit	Name	Function	
17:2	Reserved	Program to zero.	
1	PDIB	Powerdown IF Synthesizer.  0 = IF synthesizer powered down.  1 = IF synthesizer on.	
0	PDRB	Powerdown RF Synthesizer.  0 = RF synthesizer powered down.  1 = RF synthesizer on.	
Note: Enablin	ng any PLL with PDIB or F	PDRB automatically powers on the reference amplifier.	

### **Register 3. RF1** N-Divider Address Field (A[3:0]) = 0011

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name									N <sub>RF1</sub>	[17:0]								

Bit	Name	Function
17:0	N <sub>RF1</sub> [17:0]	N-Divider for RF1 Synthesizer.

## **Register 4. RF2** N-Divider Address Field = A[3:0] = 0100

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0								N <sub>I</sub>	<sub>RF2</sub> [16	:0]							

Bit	Name	Function
17	Reserved	Program to zero.
16:0	N <sub>RF2</sub> [16:0]	N-Divider for RF2 Synthesizer.



Register 5. IF N-Divider Address Field	(A[3:0]	]) = 0101
--	---------	-----------

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0		•	•					N <sub>IF</sub> [	15:0]	•	•	•				

Bit	Name	Function
17:16	Reserved	Program to zero.
15:0	N <sub>IF</sub> [15:0]	N-Divider for IF Synthesizer.

# Register 6. RF1 R-Divider Address Field (A[3:0]) = 0110

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0		R <sub>RF1</sub> [12:0]											

	Name	Function
17:13	Reserved	Program to zero.
12:0	R <sub>RF1</sub> [12:0]	R-Divider for RF1 Synthesizer.
		$R_{RF1}$ can be any value from 7 to 8189 if $K_{P1} = 00$
		8 to 8189 if K <sub>P1</sub> = 01
		10 to 8189 if K <sub>P1</sub> = 10
		14 to 8189 if K <sub>P1</sub> = 11

# Register 7. RF2 R-Divider Address Field (A[3:0]) = 0111

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0		R <sub>RF2</sub> [12:0]											

Bit	Name	Function
17:13	Reserved	Program to zero.
12:0	R <sub>RF2</sub> [12:0]	R-Divider for RF2 Synthesizer.
		$R_{RF2}$ can be any value from 7 to 8189 if $K_{P2} = 00$
		8 to 8189 if K <sub>P2</sub> = 01
		10 to 8189 if K <sub>P2</sub> = 10
		14 to 8189 if K <sub>P2</sub> = 11




# Register 8. IF R-Divider Address Field (A[3:0]) = 1000

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	R <sub>IF</sub> [12:0]												

Bit	Name	Function
17:13	Reserved	Program to zero.
12:0	R <sub>IF</sub> [12:0]	R-Divider for IF Synthesizer.
		$R_{IF}$ can be any value from 7 to 8189 if $K_{P1} = 00$
		8 to 8189 if K <sub>P1</sub> = 01
		10 to 8189 if K <sub>P1</sub> = 10
		14 to 8189 if K <sub>P1</sub> = 11

# 5. Pin Descriptions: Si4133-GT




Pin Number	Name	Description
1	SCLK	Serial clock input
2	SDATA	Serial data input
3	GNDR	Common ground for RF analog circuitry
4	RFLD	Pins for inductor connection to RF2 VCO
5	RFLC	Pins for inductor connection to RF2 VCO
6	GNDR	Common ground for RF analog circuitry
7	RFLB	Pins for inductor connection to RF1 VCO
8	RFLA	Pins for inductor connection to RF1 VCO
9	GNDR	Common ground for RF analog circuitry
10	GNDR	Common ground for RF analog circuitry
11	RFOUT	Radio frequency (RF) output of the selected RF VCO
12	VDDR	Supply voltage for the RF analog circuitry
13	AUXOUT	Auxiliary output
14	PWDN	Powerdown input pin
15	XIN	Reference frequency amplifier input
16	GNDD	Common ground for digital circuitry
17	VDDD	Supply voltage for digital circuitry
18	GNDD	Common ground for digital circuitry
19	IFLA	Pins for inductor connection to IF VCO
20	IFLB	Pins for inductor connection to IF VCO
21	GNDI	Common ground for IF analog circuitry
22	IFOUT	Intermediate frequency (IF) output of the IF VCO
23	VDDI	Supply voltage for IF analog circuitry
24	SEN	Enable serial port input



Table 13. Pin Descriptions for Si4133 Derivatives—TSSOP

Pin Number	Si4133	Si4123	Si4122	Si4113	Si4112
1	SCLK	SCLK	SCLK	SCLK	SCLK
2	SDATA	SDATA	SDATA	SDATA	SDATA
3	GNDR	GNDR	GNDR	GNDR	GNDD
4	RFLD	GNDR	RFLD	RFLD	GNDD
5	RFLC	GNDR	RFLC	RFLC	GNDD
6	GNDR	GNDR	GNDR	GNDR	GNDD
7	RFLB	RFLB	GNDR	RFLB	GNDD
8	RFLA	RFLA	GNDR	RFLA	GNDD
9	GNDR	GNDR	GNDR	GNDR	GNDD
10	GNDR	GNDR	GNDR	GNDR	GNDD
11	RFOUT	RFOUT	RFOUT	RFOUT	GNDD
12	VDDR	VDDR	VDDR	VDDR	VDDD
13	AUXOUT	AUXOUT	AUXOUT	AUXOUT	AUXOUT
14	PWDN	PWDN	PWDN	PWDN	PWDN
15	XIN	XIN	XIN	XIN	XIN
16	GNDD	GNDD	GNDD	GNDD	GNDD
17	VDDD	VDDD	VDDD	VDDD	VDDD
18	GNDD	GNDD	GNDD	GNDD	GNDD
19	IFLA	IFLA	IFLA	GNDD	IFLA
20	IFLB	IFLB	IFLB	GNDD	IFLB
21	GNDI	GNDI	GNDI	GNDD	GNDI
22	IFOUT	IFOUT	IFOUT	GNDD	IFOUT
23	VDDI	VDDI	VDDI	VDDD	VDDI
24	SEN	SEN	SEN	SEN	SEN

# 6. Pin Descriptions: Si4133-GM



Pin Number	Name	Description
1	GNDR	Common ground for RF analog circuitry
2	RFLD	Pins for inductor connection to RF2 VCO
3	RFLC	Pins for inductor connection to RF2 VCO
4	GNDR	Common ground for RF analog circuitry
5	RFLB	Pins for inductor connection to RF1 VCO
6	RFLA	Pins for inductor connection to RF1 VCO
7	GNDR	Common ground for RF analog circuitry
8	GNDR	Common ground for RF analog circuitry
9	GNDR	Common ground for RF analog circuitry
10	RFOUT	Radio frequency (RF) output of the selected RF VCO
11	VDDR	Supply voltage for the RF analog circuitry
12	AUXOUT	Auxiliary output
13	PWDN	Powerdown input pin
14	GNDD	Common ground for digital circuitry
15	XIN	Reference frequency amplifier input
16	GNDD	Common ground for digital circuitry
17	VDDD	Supply voltage for digital circuitry
18	GNDD	Common ground for digital circuitry
19	IFLA	Pins for inductor connection to IF VCO
20	IFLB	Pins for inductor connection to IF VCO
21	GNDI	Common ground for IF analog circuitry
22	GNDI	Common ground for IF analog circuitry
23	IFOUT	Intermediate frequency (IF) output of the IF VCO
24	VDDI	Supply voltage for IF analog circuitry
25	SEN	Enable serial port input
26	SCLK	Serial clock input
27	SDATA	Serial data input
28	GNDR	Common ground for RF analog circuitry



Table 14. Pin Descriptions for Si4133 Derivatives—QFN

Pin Number	Si4133	Si4123	Si4122	Si4113	Si4112
1	GNDR	GNDR	GNDR	GNDR	GNDD
2	RFLD	GNDR	RFLD	RFLD	GNDD
3	RFLC	GNDR	RFLC	RFLC	GNDD
4	GNDR	GNDR	GNDR	GNDR	GNDD
5	RFLB	RFLB	GNDR	RFLB	GNDD
6	RFLA	RFLA	GNDR	RFLA	GNDD
7	GNDR	GNDR	GNDR	GNDR	GNDD
8	GNDR	GNDR	GNDR	GNDR	GNDD
9	GNDR	GNDR	GNDR	GNDR	GNDD
10	RFOUT	RFOUT	RFOUT	RFOUT	GNDD
11	VDDR	VDDR	VDDR	VDDR	VDDD
12	AUXOUT	AUXOUT	AUXOUT	AUXOUT	AUXOUT
13	PWDN	PWDN	PWDN	PWDN	PWDN
14	GNDD	GNDD	GNDD	GNDD	GNDD
15	XIN	XIN	XIN	XIN	XIN
16	GNDD	GNDD	GNDD	GNDD	GNDD
17	VDDD	VDDD	VDDD	VDDD	VDDD
18	GNDD	GNDD	GNDD	GNDD	GNDD
19	IFLA	IFLA	IFLA	GNDD	IFLA
20	IFLB	IFLB	IFLB	GNDD	IFLB
21	GNDI	GNDI	GNDI	GNDD	GNDI
22	GNDI	GNDI	GNDI	GNDD	GNDI
23	IFOUT	IFOUT	IFOUT	GNDD	IFOUT
24	VDDI	VDDI	VDDI	VDDD	VDDI
25	SEN	SEN	SEN	SEN	SEN
26	SCLK	SCLK	SCLK	SCLK	SCLK
27	SDATA	SDATA	SDATA	SDATA	SDATA
28	GNDR	GNDR	GNDR	GNDR	GNDD



# 7. Ordering Guide

Ordering Part Number	Description	Operating Temperature
Si4133-D-GM	RF1/RF2/IF OUT, Lead Free, QFN	−40 to 85 °C
Si4133-D-GT	RF1/RF2/IF OUT, Lead Free, TSSOP	–40 to 85 °C
Si4123-D-GM	RF1/IF OUT, Lead Free, QFN	−40 to 85 °C
Si4123-D-GT	RF1/IF OUT, Lead Free, TSSOP	−40 to 85 °C
Si4122-D-GM	RF2/IF OUT, Lead Free, QFN	−40 to 85 °C
Si4122-D-GT	RF2/IF OUT, Lead Free, TSSOP	−40 to 85 °C
Si4113-D-GM	RF1/RF2 OUT, Lead Free, QFN	−40 to 85 °C
Si4113-D-GT	RF1/RF2 OUT, Lead Free, TSSOP	−40 to 85 °C
Si4113-D-ZT1	RF1/RF2 OUT, NiPd, TSSOP	−40 to 85 °C
Si4112-D-GM	IF OUT, Lead Free, QFN	−40 to 85 °C
Si4112-D-GT	IF OUT, Lead Free, TSSOP	−40 to 85 °C

# 8. Si4133 Derivative Devices

The Si4133 performs both IF and dual-band RF frequency synthesis. The Si4112, Si4113, Si4122, and the Si4123 are derivatives of this device. Table 15 outlines which synthesizers each derivative device features and the pins and registers that coincide with each synthesizer.

Table 15. Si4133 Derivatives

Name	Synthesizer	Pins	Registers
Si4112	IF	IFLA, IFLB	$N_{IF}$ , $R_{IF}$ , PDIB, IFDIV, LPWR, AUTOPDB = 0, PDRB = 0
Si4113	RF1, RF2	RFLA, RFLB, RFLC, RFLD	$N_{RF1}$ , $N_{RF2}$ , $R_{RF1}$ , $R_{RF2}$ , PDRB, AUTOPDB = 0, PDIB = 0
Si4122	RF2, IF	RFLC, RFLD, IFLA, IFLB	$N_{RF2}$ , $R_{RF2}$ , PDRB, $N_{IF}$ , $R_{IF}$ , PDIB, IFDIV, LPWR
Si4123	RF1, IF	RFLA, RFLB, IFLA, IFLB	N <sub>RF1</sub> , R <sub>RF1</sub> , PDRB, N <sub>IF</sub> , R <sub>IF</sub> , PDIB, IFDIV, LPWR
Si4133	RF1, RF2, IF	RFLA, RFLB, RFLC, RFLD, IFLA, IFLB	$N_{RF1}, N_{RF2}, R_{RF1}, R_{RF2}, PDRB, N_{IF}, R_{IF}, PDIB, IFDIV, LPWR$



# 9. Package Outline: Si4133-GT

Figure 19 illustrates the package details for the Si4133-GT. Table 16 lists the values for the dimensions shown in the illustration.




Figure 19. 24-Pin Thin Shrink Small Outline Package (TSSOP)

**Table 16. Package Diagram Dimensions** 

Symbol	Millimeters			
	Min	Nom	Max	
Α	_	_	1.20	
A1	0.05	_	0.15	
b	0.19	_	0.30	
С	0.09	_	0.20	
D	7.70	7.80	7.90	
е	0.65 BSC			
Е	6.40 BSC			
E1	4.30	4.40	4.50	
L	0.45	0.60	0.75	
θ1	0°	_	8°	
bbb	0.10			
ddd	0.20			



# 10. Package Outline: Si4133-GM

Figure 20 illustrates the package details for the Si4133-GM. Table 17 lists the values for the dimensions shown in the illustration.




Figure 20. 28-Pin Quad Flat No-Lead (QFN)

**Table 17. Package Dimensions** 

Symbol	Millimeters			
	Min	Nom	Max	
Α	0.80	0.85	0.90	
A1	0.00	0.01	0.05	
b	0.18	0.23	0.30	
D, E	5.00 BSC			
е	0.50 BSC			
D2, E2	2.55	2.70	2.85	

Symbol	Millimeters			
	Min	Nom	Max	
L	0.50	0.60	0.70	
aaa	_	_	0.10	
bbb	_	_	0.10	
CCC	_	_	0.05	
ddd	_	_	0.10	
Θ	_	_	12°	

#### Notes:

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 2. This package outline conforms to JEDEC MS-220, variant VHHD-1.
- **3.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020B specification for Small Body Components.



# **DOCUMENT CHANGE LIST**

# **Revision 1.4 to Revision 1.5**

- "7.Ordering Guide" on page 31 updated.
- Changed MLP to QFN (same package, generic name)

## **Revision 1.5 to Revision 1.6**

■ Updated "7.Ordering Guide" on page 31.

## **Revision 1.6 to Revision 1.61**

■ Updated contact information.



Notes:













#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA