Features

- Fast Read Access Time 70 ns
- 5-Volt-Only Reprogramming
- Sector Program Operation

Single Cycle Reprogram (Erase and Program)

512 Sectors (128 words/sector)

Internal Address and Data Latches for 128 Words

- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation

60 mA Active Current

200 μA CMOS Standby Current

- Typical Endurance > 10,000 Cycles
- Single 5V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

Description


The AT29C1024 is a 5-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 1 megabit of memory is organized as 65,536 words by 16 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 330 mW. When the device is deselected, the CMOS standby current is less than 200 μ A. The device endurance is such that any sector can typically be written to in excess of 10,000 times.

(continued)

Pin Configurations


Pin Name	Function
A0 - A15	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
I/O0 - I/O15	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect

PLCC Top View



TSOP Top View

Type 1



1 Megabit (64K x 16) 5-volt Only CMOS Flash Memory

0571A






Description (Continued)

To allow for simple in-system reprogrammability, the AT29C1024 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C1024 is performed on a sector basis; 128 words of data are loaded into the device and then simultaneously programmed.

Block Diagram

During a reprogram cycle, the address locations and 128 words of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7 or I/O15. Once the end of a program cycle has been detected, a new access for a read or program can begin.



Device Operation

READ: The AT29C1024 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

DATA LOAD: Data loads are used to enter the 128 words of a sector to be programmed or the software codes for data protection. A data load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

PROGRAM: The device is reprogrammed on a sector basis. If a word of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any word that is not loaded during the programming of its sector will be erased to read FFH. Once the words of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data word has been loaded into the device, successive words are entered in the same manner. Each new word to be programmed must have its high to low transition on $\overline{\text{WE}}$ (or $\overline{\text{CE}}$) within 150 μs of the low to high transition is not detected within 150 μs of the last low to high transition, the load period will end and the internal programming period will start. A7 to A15 specify the sector

address. The sector ad<u>dress must</u> be valid during each high to low transition of WE (or CE). A0 to A6 specify the word address within the sector. The words may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of t_{WC} , a read operation will effectively be a polling operation.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C1024. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, software data protection will remain active unless the disable command sequence is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

(continued)

Device Operation (Continued)

After setting SDP, any attempt to write to the device without the 3-word command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's 3-word command code is given, a sector of data is loaded into the device using the sector programming timing specifications.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C1024 in the following ways: (a) V_{CC} sense— if V_{CC} is below 3.8V (typical), the program function is inhibited. (b) V_{CC} power on delay— once V_{CC} has reached the V_{CC} sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program op-

erations. In this manner, the user can have a common board design for various Flash densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C1024 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last word loaded will result in the complement of the loaded data on I/O7 and I/O15. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C1024 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 and I/O14 toggling between one and zero. Once the program cycle has completed, I/O6 and I/O14 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODE: The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

Absolute Maximum Ratings*

Temperature Under Bias55°C	to +125°C
Storage Temperature65°C	to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V	to +6.25V
All Output Voltages with Respect to Ground0.6V to V	'CC + 0.6V
Voltage on OE with Respect to Ground0.6V	to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





DC and AC Operating Range

		AT29C1024-70	AT29C1024-90	AT29C1024-12	AT29C1024-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%

Operating Modes

Mode	CE	ŌE	WE	Ai	1/0
Read	VIL	VIL	ViH	Ai	Dout
Program (2)	VIL	VIH	VIL	Ai	DIN
5V Chip Erase	V_{IL}	VIH	V_{IL}	Ai	
Standby/Write Inhibit	VIH	X ⁽¹⁾	Χ	Χ	High Z
Program Inhibit	Χ	Х	V_{IH}		
Program Inhibit	Χ	V_{IL}	Χ		
Output Disable	Χ	VIH	Χ		High Z
Product Identification					
Hardware	VIL	VIL	Vih	A1 - A15 = V_{IL} , A9 = V_{H} , (3) A0 = V_{IL}	Manufacturer Code (4)
панимане	VIL	VIL	VIH	A1 - A15 = V_{IL} , A9 = V_{H} , $^{(3)}$ A0 = V_{IH}	Device Code (4)
Software ⁽⁵⁾				$A0 = V_{IL}$	Manufacturer Code (4)
Sullware (9)				A0 = V _{IH}	Device Code ⁽⁴⁾

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to AC Programming Waveforms.

3. $V_H = 12.0V \pm 0.5V$.

- 4. Manufacturer Code: 1F, Device Code: 25
- 5. See details under Software Product Identification Entry/Exit.


DC Characteristics

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to V_{CC}			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}			10	μΑ
L V Chan dhu Cumant CMCC		$\overline{CE} = V_{CC} - 0.3V$ to V_{CC}	Com.		200	μΑ
I _{SB1}	V _{CC} Standby Current CMOS	CE = ACC - 0.3A to ACC	Ind.		200	μΑ
I _{SB2}	V _{CC} Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V _{CC}			3	mA
Icc	V _{CC} Active Current	$f = 5 MHz; I_{OUT} = 0 mA$			60	mA
VIL	Input Low Voltage				8.0	V
VIH	Input High Voltage			2.0		V
VoL	Output Low Voltage	I _{OL} = 2.1 mA			.45	V
V _{OH1}	Output High Voltage	Ι _{ΟΗ} = -400 μΑ		2.4		V
VOH2	Output High Voltage CMOS	IOH = -100 μA; VCC = 4.5V	1	4.2		V

AC Read Characteristics

		AT29C	1024-70	AT29C	1024-90	AT29C	1024-12	AT29C	1024-15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tACC	Address to Output Delay		70		90		120		150	ns
t _{CE} (1)	CE to Output Delay		70		90		120		150	ns
toE (2)	OE to Output Delay	0	35	0	45	0	60	0	70	ns
t _{DF} (3, 4)	CE or OE to Output Float	0	25	0	25	0	30	0	40	ns
toH	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns


AC Read Waveforms (1, 2, 3, 4)




Notes: 1. $\overline{\text{CE}}$ may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC} .

- 2. OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC}.
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first $(C_L = 5 \text{ pF})$.
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



Output Test Load



Pin Capacitance (f = 1 MHz, T = 25° C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.




AC Word Load Characteristics


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tch	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	70		ns
t _{DS}	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	0		ns
twpH	Write Pulse Width High	100		ns

AC Word Load Waveforms

WE Controlled



CE Controlled




AT29C1024

Program Cycle Characteristics

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{DS}	Data Set-up Time	50		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	70		ns
twLC	Word Load Cycle Time		150	μs
twph	Write Pulse Width High	100		ns

Program Cycle Waveforms (1, 2, 3)



Notes: 1. A7 through A15 must specify the sector address during each high to low transition of WE (or CE).

- 2. $\overline{\text{OE}}$ must be high when $\overline{\text{WE}}$ and $\overline{\text{CE}}$ are both low.
- 3. All words that are not loaded within the sector being programmed will be indeterminate.




Software Data Protection Enable Algorithm (1)

LOAD DATA AAAA TO ADDRESS 5555 LOAD DATA 5555 TO ADDRESS 2AAA LOAD DATA A0A0 TO ADDRESS 5555 LOAD DATA TO ADDRESS 5555 WRITES ENABLED LOAD DATA TO SECTOR (128 WORDS) ENTER DATA PROTECT STATE (2)


Notes for software program code:

- Data Format: I/O15 I/O0 (Hex);
 Address Format: A14 A0 (Hex).
- 2. Write Protect state will be activated at end of write period even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 128 words of data **MUST BE** loaded.

Software Data Protection Disable Algorithm (1)



Software Protected Program Cycle Waveform (1, 2, 3)



Notes: 1. A7 through A15 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.

- 2. \overline{OE} must be high when \overline{WE} and \overline{CE} are both low.
- 3. All words that are not loaded within the sector being programmed will be indeterminate.


Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toE	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toe spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
tOEHP	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See to spec in AC Read Characteristics.

Toggle Bit Waveforms (1, 2, 3)



Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.


2. Beginning and ending state of I/O6 and I/O14 may vary.

3. Any address location may be used but the address should not vary.






Software Product Identification Entry (1)





Notes for software product identification:


- 1. Data Format: I/O15 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A15 = V_{IL}.
 Manufacture Code is read for A0 = V_{IL};
 Device Code is read for A0 = V_{IH}.
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: 25

Software Product (1) Identification Exit













Ordering Information

tACC	tacc Icc (mA)		Icc (mA)		Icc (mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range			
70	60	0.1	AT29C1024-70JC AT29C1024-70TC	44J 48T	Commercial (0° to 70°C)			
	60	0.3	AT29C1024-70JI AT29C1024-70TI	44J 48T	Industrial (-40° to 85°C)			
90	60	0.1	AT29C1024-90JC AT29C1024-90TC	44J 48T	Commercial (0° to 70°C)			
	60	0.3	AT29C1024-90JI AT29C1024-90TI	44J 48T	Industrial (-40° to 85°C)			
120	60	0.1	AT29C1024-12JC AT29C1024-12TC	44J 48T	Commercial (0° to 70°C)			
	60	0.3	AT29C1024-12JI AT29C1024-12TI	44J 48T	Industrial (-40° to 85°C)			
150	60	0.1	AT29C1024-15JC AT29C1024-15TC	44J 48T	Commercial (0° to 70°C)			
	60	0.3	AT29C1024-15JI AT29C1024-15TI	44J 48T	Industrial (-40° to 85°C)			

Package Type	
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)
48T	48 Lead, Thin Small Outline Package (TSOP)