

4-Mb (256K x 18) Pipelined Sync SRAM

Features

- · Registered inputs and outputs for pipelined operation
- 256K ×18 common I/O architecture
- 3.3V core power supply
- 3.3V / 2.5V I/O operation
- · Fast clock-to-output times
- 2.6 ns (for 250-MHz device)
- 2.6 ns (for 225-MHz device)
- 2.8 ns (for 200-MHz device)
- 3.5 ns (for 166-MHz device)
- 4.0 ns (for 133-MHz device)
- 4.5 ns (for 100-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel[®]
 Pentium interleaved or linear burst sequences
- Separate processor and controller address strobes
- · Synchronous self-timed writes
- · Asynchronous output enable
- Offered in JEDEC-standard 100-pin TQFP and 119 Ball BGA packages.
- "ZZ" Sleep Mode Option


Functional Description[1]

The CY7C1327F SRAM integrates 262,144 x 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable $(\overline{\text{CE}}_1)$, depth-expansion Chip Enables (CE2 and $\overline{\text{CE}}_3$), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW_[A:B], and $\overline{\text{BWE}}$), and Global Write (GW). Asynchronous inputs include the Output Enable ($\overline{\text{OE}}$) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (\overline{ADSP}) or Address Strobe Controller (\overline{ADSC}) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (\overline{ADV}).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to two bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1327F operates from a +3.3V core power supply while all outputs also operate with a +3.3V or a +2.5V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.



Note:

1. For best–practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com




Selection Guide

	250 MHz	225 MHz	200 MHz	166 MHz	133 MHz	100 MHz	Unit
Maximum Access Time	2.6	2.6	2.8	3.5	4.0	4.5	ns
Maximum Operating Current	325	290	265	240	225	205	mA
Maximum CMOS Standby Current	40	40	40	40	40	40	mA

Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.

Pin Configurations





Pin Configurations

119-ball BGA

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	ADSP	Α	Α	V_{DDQ}
В	NC	CE ₂	Α	ADSC	Α	CE ₃	NC
С	NC	Α	Α	V_{DD}	Α	Α	NC
D	DQ _B	NC	V _{SS}	NC	V _{SS}	DQP _A	NC
E	NC	DQ _B	V_{SS}	CE ₁	V_{SS}	NC	DQ _A
F	V_{DDQ}	NC	V_{SS}	OE	V_{SS}	DQ_A	V_{DDQ}
G	NC	DQ_B	\overline{BW}_B	ADV	V _{ss}	NC	DQ_A
Н	DQ _B	NC	V_{SS}	GW	V_{SS}	DQ_A	NC
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	NC	DQ_B	V_{SS}	CLK	V_{SS}	NC	DQ_A
L	DQ _B	NC	V_{ss}	NC	\overline{BW}_A	DQ_A	NC
М	V_{DDQ}	DQ _B	V_{SS}	BWE	V_{SS}	NC	V_{DDQ}
N	DQ _B	NC	V_{SS}	A1	V_{SS}	DQ_A	NC
Р	NC	DQPB	V _{SS}	A0	V_{SS}	NC	DQ _A
R	NC	Α	MODE	V_{DD}	NC	Α	NC
Т	NC	Α	Α	NC	Α	Α	ZZ
U	V_{DDQ}	NC	NC	NC	NC	NC	V_{DDQ}



Pin Definitions

Name	TQFP	BGA	I/O	Description
A ₀ , A ₁ , A	37,36, 32,33,34, 35,44,45, 46,47,48, 49,50,80, 81,82,99, 100	P4,N4,A2, C2,R2,T2, A3,B3,C3, T3,A5,B5, C5,T5,A6, C6,R6,T6	Input- Synchronous	Address Inputs used to select one of the 256K address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{\text{CE}}_1$, CE_2 , and $\overline{\text{CE}}_3$ are sampled active. A1, A0 feed the 2-bit counter.
$\overline{BW}_{A,}\overline{BW}_{B}$	93,94	L5,G3	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	88	H4	Input- Synchronous	Global Write Enable Input, active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW _[A:B] and BWE).
BWE	87	M4	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	89	K4	Input- Clock	Clock Input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	98	E4	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of $\overline{\text{CLK}}$. Used in conjunction with $\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$ to select/deselect the device. $\overline{\text{ADSP}}$ is ignored if $\overline{\text{CE}}_1$ is HIGH.
CE ₂	97	B2	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and \overline{CE}_3 to select/deselect the device.
CE ₃	92	В6	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and \overline{CE}_2 to select/deselect the device. Not connected for BGA. Where referenced, \overline{CE}_3 is assumed active throughout this document for BGA.
ŌĒ	86	F4	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	83	G4	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	84	A4	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, A is captured in the address registers. A1, A0 are also loaded into the burst counter. When $\overline{\text{ADSP}}$ and $\overline{\text{ADSC}}$ are both asserted, only $\overline{\text{ADSP}}$ is recognized. $\overline{\text{ASDP}}$ is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH.
ZZ	64	T7	Input- Asynchronous	ZZ "sleep" Input, active HIGH. This input, when High places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
ADSC	85	B4	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, A is captured in the address registers. A1, A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
DQ _A , DQ _B	58,59,62, 63,68,69, 72,73 8,9,12,13, 18,19,22, 23 74,24	K7,P7	I/O- Synchronous	Bidirectional Data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by "A" during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP $_{\text{[A:B]}}$ are placed in a three-state condition.



Pin Definitions (continued)

Name	TQFP	BGA	I/O	Description
V_{DD}	15,41,65, 91	J2,C4,J4, R4,J6	Power Supply	Power supply inputs to the core of the device.
V _{SS}	5,10,17, 21,26,40, 55,60,67, 71,76,90	M3,N3,P3,	Ground	Ground for the device.
V_{DDQ}	4,11,20, 27,54,61, 70,77	A1,F1,J1, M1,U1,A7, F7,J7,M7, U7	I/O Ground	Ground for the I/O circuitry.
MODE	31	R3	Input- Static	Selects Burst Order. When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
NC	38,39,42, 43,51,52, 53,56,57,	G1,K1,P1, R1,T1,D2, F2,H2,L2, N2,U2,J3, U3,D4,L4, T4,U4,J5,		No Connects. Not internally connected to the die

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1327F supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{[A:B]}$) inputs. A Global Write Enable (GW) overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Selects $\overline{(CE_1, CE_2, CE_3)}$ and an asynchronous Output Enable $\overline{(OE)}$ provide for easy bank selection and output three-state control. \overline{ADSP} is ignored if $\overline{CE_1}$ is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 are all asserted active, and (3) the Write signals (GW, BWE) are all deserted HIGH. ADSP is ignored if \overline{CE}_1 is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within too if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always three-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single Read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will three-state immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are <u>sa</u>tisfied at <u>clo</u>ck rise: (1) ADSP is asserted LOW, and (2) $\overline{CE_1}$, $\overline{CE_2}$, $\overline{CE_3}$ are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while <u>being</u> delivered to the <u>memory array</u>. The Write signals (GW, BWE, and BW_[A:B]) and ADV inputs are ignored during this first cycle.

ADSP-triggered Write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the



data presented to the DQ inputs is written into the corresponding address location in the memory ar<u>ray</u>. If \overline{GW} is <u>HIGH</u>, then the Write operation is controlled by \overline{BWE} and $\overline{BW}_{[A:B]}$ signals. The CY7C1327F provides Byte Write capability that is described in the Write Cycle Descriptions table. Asserting the Byte Write Enable input (\overline{BWE}) with the selected Byte Write ($\overline{BW}_{[A:B]}$) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1327F is a common I/O device, the Output Enable (\overline{OE}) must be deserted HIGH before presenting data to the DQ inputs. Doing so will three-state the output drivers. As a safety precaution, DQs are automatically three-stated whenever a Write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deserted HIGH, (3) CE₁, CE₂, CE₃ are all asserted active, and (4) the appropriate combination of the Write inputs (GW, BWE, and BW_[A:B]) are asserted active to conduct a Write to the desired byte(s). ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to DQ is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1327F is a common I/O device, the Output Enable (\overline{OE}) must be deserted HIGH before presenting data to the DQ inputs. Doing so will three-state the output drivers. As a safety precaution, DQs are automatically three-stated whenever a Write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1327F provides a two-bit wraparound counter, fed by A1, A0, that implements either an interleaved or linear burst

sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$, $\overline{\text{ADSP}}$, and $\overline{\text{ADSC}}$ must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I _{DDZZ}	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ active to snooze current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit snooze current	This parameter is sampled	0		ns



Truth Table^[2, 3, 4, 5, 6]

Next Cycle	Add. Used	ZZ	Œ ₁	CE ₂	Œ ₃	ADSP	ADSC	ADV	OE	DQ	WRITE
Unselected	None	L	Н	Х	Х	Х	L	Х	Χ	three-state	X
Unselected	None	L	L	Х	Н	L	Х	Х	Χ	three-state	Х
Unselected	None	L	L	L	Х	L	Х	Х	Χ	three-state	Х
Unselected	None	L	L	Х	Н	Н	L	Х	Χ	three-state	Х
Unselected	None	L	L	L	Х	Н	L	Х	Χ	three-state	Х
Begin Read	External	L	L	Н	L	L	Х	Х	Χ	three-state	Х
Begin Read	External	L	L	Н	L	Н	L	Х	Χ	three-state	Read
Continue Read	Next	L	Х	Х	Х	Н	Н	L	Н	three-state	Read
Continue Read	Next	L	Х	Х	Х	Н	Н	L	L	DQ	Read
Continue Read	Next	L	Н	Х	Х	Х	Н	L	Н	three-state	Read
Continue Read	Next	L	Н	Х	Х	Х	Н	L	L	DQ	Read
Suspend Read	Current	L	Х	Х	Х	Н	Н	Н	Н	three-state	Read
Suspend Read	Current	L	Х	X	Х	Н	Н	Н	L	DQ	Read
Suspend Read	Current	L	Н	Χ	Х	Χ	Н	Η	Η	three-state	Read
Suspend Read	Current	L	Н	Х	Х	Χ	Н	Η	Ш	DQ	Read
Begin Write	Current	L	Х	Χ	Х	Н	Н	Η	Χ	three-state	Write
Begin Write	Current	L	Н	Χ	Х	Χ	Н	Η	Χ	three-state	Write
Begin Write	External	L	L	Н	L	Н	Н	X	Χ	three-state	Write
Continue Write	Next	L	Х	X	Х	Н	Н	Н	Χ	three-state	Write
Continue Write	Next	L	Н	Χ	Х	Х	Н	Н	Х	three-state	Write
Suspend Write	Current	L	Х	Х	Х	Н	Н	Н	Х	three-state	Write
Suspend Write	Current	L	Н	Х	Х	Х	Н	Н	Х	three-state	Write
ZZ "Sleep"	None	Н	Χ	Χ	Х	Х	Х	Х	Χ	three-state	X

Truth Table for Read/Write^[2]

Function	GW	BWE	BW _B	BWA
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write Byte A – (DQ _A and DQP _A)	Н	L	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	L	Н
Write Bytes B, A	Н	L	L	L
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х

Notes:

- 2. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
- 3. $\overline{WRITE} = L$ when any one or more Byte Write enable signals $(\overline{BW}_A, \overline{BW}_B)$ and $\overline{BWE} = L$ or $\overline{GW} = L$. $\overline{WRITE} = H$ when all Byte write enable signals $(\overline{BW}_A, \overline{BW}_B)$, \overline{BWE} , $\overline{GW} = H$.
- 4. The DQ pins are controlled by the current cycle and the \overline{OE} signal. \overline{OE} is asynchronous and is not sampled with the clock.

 5. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of \overline{GW} , \overline{BWE} , or $\overline{BW}_{[A:B]}$. Writes may occur only on subsequent clocks after the \overline{ADSP} or with the assertion of \overline{ADSC} . As a result, \overline{OE} must be driven HIGH prior to the start of the write cycle to allow the outputs to three-state. \overline{OE} is a don't care for the remainder of the write cycle.
- 6. \overline{OE} is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are three-state when \overline{OE} is inactive or when the device is deselected, and all data bits behave as output when \overline{OE} is active (LOW).



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied55°C to +125°C Supply Voltage on V_{DD} Relative to GND...... -0.5V to +4.6V

DC Voltage Applied to Outputs in three-state -0.5V to V_{DDQ} + 0.5V

DC Input Voltage–0.5V to V_{DD} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	. > 2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V_{DDQ}
Commercial	0°C to +70°C	3.3V -5%/+10%	
Industrial	–40°C to +85°C		to V _{DD}

Electrical Characteristics Over the Operating Range [7, 8]

Parameter	Description	Test C	Min.	Max.	Unit	
V_{DD}	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	I/O Supply Voltage			2.375	V_{DD}	V
V _{OH}	Output HIGH Voltage	V_{DDQ} = 3.3V, V_{DD} = Min., I_{C}	_{OH} = -4.0 mA	2.4		V
		V_{DDQ} = 2.5V, V_{DD} = Min., I_{C}	_{OH} = –2.0 mA	2.0		V
V _{OL}	Output LOW Voltage	$V_{DDQ} = 3.3V, V_{DD} = Min., I_{O}$		0.4	V	
		V_{DDQ} = 2.5V, V_{DD} = Min., I_{C}	_{OL} = 2.0 mA		0.4	V
V _{IH}	Input HIGH Voltage ^[7]	V _{DDQ} = 3.3V	-	2.0	V _{DD} + 0.3V	V
		V _{DDQ} = 2.5V	1.7	V _{DD} + 0.3V	V	
V _{IL}	Input LOW Voltage[7]	V _{DDQ} = 3.3V		-0.3	0.8	V
		V _{DDQ} = 2.5V		-0.3	0.7	V
I _X	Input Load Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μА	
	Input Current of MODE	Input = V _{SS}	-30		μА	
Input		Input = V _{DD}		5	μА	
	Input Current of ZZ	Input = V _{SS}		-5		μА
		Input = V _{DD}			30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_1 \le V_{DDQ}$, Output D	-5	5	μА	
I _{DD}	Input HIGH Voltage ^[7] Input LOW Voltage ^[7] Input Load Current except ZZ and MODE Input Current of MODE Input Current of ZZ OZ Output Leakage Current VDD Operating Supply Current	V _{DD} = Max., I _{OUT} = 0 mA,	4-ns cycle,250MHz		325	mA
			4.4-ns cycle,225MHz		290	mA
		f = f _{MAX} = 1/t _{CYC}	5-ns cycle,200MHz		265	mA
			6-ns cycle,166MHz		240	mA
	I/O Supply Voltage OH		7.5-ns cycle,133MHz		225	mA
			10-ns cycle,100MHz		205	mA
I _{SB1}		V _{DD} = Max, Device	4-ns cycle,250MHz		120	mA
		Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$	4.4-ns cycle,225MHz		115	mA
	Current—TTE inputs	$ f = f_{MAX} = 1/t_{CYC}$	5-ns cycle,200MHz		110	mA
		Wilde OTO	6-ns cycle,166MHz		100	mA
			7.5-ns cycle,133MHz		90	mA
			10-ns cycle,100MHz		80	mA
I _{SB2}		V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$, f = 0	All speeds		40	mA

Shaded areas contain advance information.

^{7.} Overshoot: $V_{IH}(AC) < V_{DD}$ +1.5V (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2V$ (Pulse width less than $t_{CYC}/2$). 8. $T_{Power-up}$: Assumes a linear ramp from 0v to $V_{DD}(min.)$ within 200ms. During this time $V_{IH} \le V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics Over the Operating Range (continued) $^{[7,\ 8]}$

Parameter	Description	Test C	Conditions	Min.	Max.	Unit
I _{SB3}	Automatic CE Power-down Current—CMOS Inputs	V _{DD} = Max, Device	4-ns cycle,250MHz		105	mA
		Deselected, or $V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ $f = f_{MAX} = 1/t_{CYC}$	4.4-ns cycle,225MHz		100	mA
			5-ns cycle,200MHz		95	mA
			6-ns cycle,166MHz		85	mA
			7.5-ns cycle,133MHz		75	mA
			10-ns cycle,100MHz		65	mA
I _{SB4}	Automatic CE Power-down Current—TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0	All speeds		45	mA

Thermal Resistance^[9]


Parameter	Description	Test Conditions	TQFP Package	BGA Package	Unit
Θ_{JA}	,	Test conditions follow standard test methods and procedures for measuring	41.83	47.63	°C/W
Θ_{JC}	Thermal Resistance (Junction to Case)	thermal impedance, per EIA / JESD51.	9.99	11.71	°C/W

Capacitance^[9]


Parameter	Description	Test Conditions	TQFP Package	BGA Package	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	5	pF
C _{CLK}	Clock Input Capacitance	V _{DD} = 3.3V. V _{DDQ} = 3.3V	5	5	pF
C _{I/O}	Input/Output Capacitance	VDDQ 5.5V	5	7	pF

AC Test Loads and Waveforms

3.3V I/O Test Load



2.5V I/O Test Load



Notes:

^{9.} Tested initially and after any design or process change that may affect these parameters



Switching Characteristics Over the Operating Range^[14, 15]

		250	MHz	225 MHz		200 MHz		166 MHz		133 MHz		100 MHz		
Parameter	Description	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Unit
t _{POWER}	V _{DD} (Typical) to the first ^[10]	1		1		1		1		1		1		ms
Clock											1		1	
t _{CYC}	Clock Cycle Time	4.0		4.4		5.0		6.0		7.5		10		ns
t _{CH}	Clock HIGH	1.7		2.0		2.0		2.5		3.0		3.5		ns
t_{CL}	Clock LOW	1.7		2.0		2.0		2.5		3.0		3.5		ns
Output Time														
t _{CO}	Data Output Valid After CLK Rise		2.6		2.6		2.8		3.5		4.0		4.5	ns
t _{DOH}	Data Output Hold After CLK Rise	1.0		1.0		1.0		2.0		2.0		2.0		ns
t _{CLZ}	Clock to Low-Z ^[11, 12, 13]	0		0		0		0		0		0		ns
t _{CHZ}	Clock to High-Z ^[11, 12, 13]		2.6		2.6		2.8		3.5		4.0		4.5	ns
t _{OEV}	OE LOW to Output Valid		2.6		2.6		2.8		3.5		4.5		4.5	ns
t _{OELZ}	OE LOW to Output Low-Z ^{[11,} 12, 13]	0		0		0		0		0		0		ns
t _{OEHZ}	OE HIGH to Output High-Z ^{[11,} 12, 13]		2.6		2.6		2.8		3.5		4.0		4.5	ns
Set-up Time	es							l .	1	l	<u> </u>	<u> </u>	<u> </u>	
t _{AS}	Address Set-up Before CLK Rise	8.0		1.2		1.2		1.5		1.5		1.5		ns
t _{ADS}	ADSC, ADSP Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t _{ADVS}	ADV Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t _{WES}	GW, BWE, BW _[A:B] Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t _{DS}	Data Input Set-up Before CLK Rise	8.0		1.2		1.2		1.5		1.5		1.5		ns
t _{CES}	Chip Enable Set-Up Before CLK Rise	8.0		1.2		1.2		1.5		1.5		1.5		ns
Hold Times					•		•							
t _{AH}	Address Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t _{ADVH}	ADV Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t _{WEH}	GW, BWE, BW _[A:B] Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t _{DH}	Data Input Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns

Shaded areas contain advance information.

^{10.} This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially before a read or write operation can be initiated.


^{11.} t_{CHZ}, t_{CLZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
 This parameter is sampled and not 100% tested.

^{14.} Timing references level is 1.5V when V_{DDQ} = 3.3V and is 1.25V when V_{DDQ} = 2.5V on all data sheets. 15. Test conditions shown in (a) of AC Test Loads unless otherwise noted.



Switching Waveforms

Read Cycle Timing^[16]




Notes:

16. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 17. Full width write can be initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW and $\overline{BW}_{[A:B]}$ LOW.



Switching Waveforms (continued)


Write Cycle Timing^[16, 17]





Switching Waveforms (continued)

Read/Write Cycle Timing[16, 18, 19]




Notes:

18. The data bus (Q) remains in high-Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC-19. GW is HIGH.



Switching Waveforms (continued) **ZZ Mode Timing** [20, 21]



DON'T CARE

Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
250	CY7C1327F-250AC	A101	100-Lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Commercial
	CY7C1327F-250BGC	BG119	119-Ball BGA (14 x 22 x 2.4mm)	
	CY7C1327F-250AI	A101	100-Lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Industrial
	CY7C1327F-250BGI	BG119	119-Ball BGA (14 x 22 x 2.4mm)	
225	CY7C1327F-225AC	A101	100-Lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Commercial
	CY7C1327F-225BGC	BG119	119-Ball BGA (14 x 22 x 2.4mm)	
	CY7C1327F-225AI	A101	100-Lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Industrial
	CY7C1327F-225BGI	BG119	119-Ball BGA (14 x 22 x 2.4mm)	
200	CY7C1327F-200AC	A101	100-Lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Commercial
	CY7C1327F-200BGC	BG119	119-Ball BGA (14 x 22 x 2.4mm)	
	CY7C1327F-200AI	A101	100-Lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Industrial
	CY7C1327F-200BGI	BG119	119-Ball BGA (14 x 22 x 2.4mm)	
166	CY7C1327F-166AC	A101	100-Lead Thin Quad Flat Pact (14 x 20 x 1.4mm)	Commercial
	CY7C1327F-166BGC	BG119	119-Ball BGA (14 x 22 x 2.4mm)	
	CY7C1327F-166AI	A101	100-Lead Thin Quad Flat Pact (14 x 20 x 1.4mm)	Industrial
	CY7C1327F-166BGI	BG119	119-Ball BGA (14 x 22 x 2.4mm)	
133	CY7C1327F-133AC	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Commercial
	CY7C1327F-133BGC	BG119	119-Ball BGA(14 x 22 x 2.4mm)	
	CY7C1327F-133AI	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Industrial
	CY7C1327F-133BGI	BG119	119-Ball BGA(14 x 22 x 2.4mm)	

Notes:
20. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
21. DQs are in high-Z when exiting ZZ sleep mode.



Ordering Information (continued)

Speed (MHz)	Ordering Code	Package Name Package Type		Operating Range
100	CY7C1327F-100AC	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Commercial
	CY7C1327F-100BGC	BG119	119-Ball BGA(14 x 22 x 2.4mm)	
	CY7C1327F-100AI	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Industrial
	CY7C1327F-100BGI	BG119	119-Ball BGA(14 x 22 x 2.4mm)	

Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.

DETAIL A


Package Diagrams

100-pin Thin Plastic Quad Flat Pack (14 x 20 x 1.4mm) A101

DIMENSIONS ARE IN MILLIMETERS. 16.00±0.20 1.40±0.05 14.00=0.10 0.30±0.08 (8X) SEE DETAIL A R 0.08 MIN 0.20 MAX 1.60 MAX. 0° MIN STAND-UFF 0.05 min 0.15 max. SEATING PLANE 0.25 GAUGE PLANE R 0.08 MIN 0.20 MAX 0.60±0.15 51-85050*A 1.00 REF. -



Package Diagrams (continued)



i486 is a trademark, and Intel and Pentium are registered trademarks, of Intel Corporation. PowerPC is a registered trademark of IBM Corporation. All product and company names mentioned in this document may be trademarks of their respective holders.



Document History Page

Document Title: CY7C1327F 4-Mb (256K x 18) Pipelined Sync SRAM Document Number: 38-05216								
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change				
**	119823	01/06/03	HGK	New Data Sheet				
*A	123849	01/18/03	AJH	Added power up requirements to AC test loads and waveforms information				
*B	200660	See ECN	SWI	Final Data Sheet				