





MC10,100/10,200 Series (-30 to +85°C)

MC10,500/10,600 Series (-55 to +125°C)

MECL 10,000 has an excellent speed-power product, has relatively slow rise and fall times, and transmission-line drive capability. The combination of versatile logic functions and the 2.0 ns propagation delay make MECL 10,000 a versatile family for data handling and processing systems.

Circuit design with MECL 10,000 is unusually convenient. The differential amplifier input and emitter-follower output permit high fanout, the wired-OR option, and complementary outputs. MECL III is directly compatible with MECL 10,000, and can be used to extend the speed capability of the MECL 10,000 series.

L SUFFIX
CERAMIC PACKAGE
CASE 623P SUFFIX
PLASTIC PACKAGE
CASE 648F SUFFIX
CERAMIC PACKAGE
CASE 650P SUFFIX
PLASTIC PACKAGE
CASE 649L SUFFIX
CERAMIC PACKAGE
CASE 620AL SUFFIX
CERAMIC PACKAGE
CASE 690F SUFFIX
CERAMIC PACKAGE
CASE 692FUNCTIONS AND CHARACTERISTICS ($V_{CC} = 0$, $V_{EE} = -5.2$ V, $T_A = 25^\circ\text{C}$)


Function	Type ①		Propagation Delay ns typ	Power Dissipation mW typ/pkg*	Case
	-30 to +85°C	-55 to +125°C			
Quad 2-Input NOR Gate With Strobe	MC10100	—	2.0	100	620
Quad OR/NOR Gate	MC10101	MC10501	2.0	100	620,648,650
Quad 2-Input NOR Gate	MC10102	MC10502	2.0	100	620,648,650
Quad 2-Input OR Gate	MC10103	—	2.0	100	620
Quad 2-Input AND Gate	MC10104	MC10504	2.7	140	620,648,650
Triple 2-3-2-Input OR/NOR Gate	MC10105	MC10505	2.0	90	620,648,650
Triple 4-3-3-Input NOR Gate	MC10106	MC10506	2.0	90	620,648,650
Triple 2-Input Exclusive OR/Exclusive NOR	MC10107	MC10507	2.5	110	620,648,650
Dual 4-5-Input OR/NOR Gate	MC10109	MC10509	2.0	60	620,648,650
Dual 3-Input 3-Output OR Gate	MC10110	—	2.4	160	620,648
Dual 3-Input 3-Output NOR Gate	MC10111	—	2.4	160	620,648
Quad Exclusive OR Gate	MC10113	—	2.5	175	620
Triple Line Receiver	MC10114	MC10514	2.4	145	620,648,650
Quad Line Receiver	MC10115	MC10515	2.0	110	620,648,650
Triple Line Receiver	MC10116	MC10516	2.0	85	620,648,650
Dual 2-Wide 2-3-Input OR-AND/OR-AND-INVERT Gate	MC10117	MC10517	2.3	100	620,648,650
Dual 2-Wide 3-Input OR-AND Gate	MC10118	MC10518	2.3	100	620,648,650
4-Wide 4-3-3-Input OR-AND Gate	MC10119	MC10519	2.3	100	620,648,650
4-Wide OR-AND/OR-AND-INVERT Gate	MC10121	MC10521	2.3	100	620,648,650
Triple 4-3-3-Input Bus Driver	MC10123	—	3.0	310	620
Quad MTTL to MECL Translator	MC10124	MC10524	3.5	380	620,648,650
Quad MECL to MTTL Translator	MC10125	MC10525	4.5	380	620,648,650
Dual MECL to MOS Translator	MC10127	—	—	—	620
Bus Driver	MC10128	—	12.0	700	620
Quad Bus Receiver	MC10129	—	10.0	750	620
Dual Latch	MC10130	MC10530	2.5	155	620,648,650
Dual Type D Master-Slave Flip-Flop	MC10131	MC10531	$f = 160$ MHz	235	620,648,650
Dual Multiplexer With Latch and Common Reset	MC10132	—	3.0	225	620,648
Quad Latch	MC10133	MC10533	4.0	310	620,648,650
Multiplexer with Latch	MC10134	—	3.0	225	620,648
Dual J-K Master-Slave Flip-Flop	MC10135	MC10535	$f = 140$ MHz	280	620,648,650
Universal Hexadecimal Counter	MC10136	MC10536	$f = 150$ MHz	625	620,650

① L suffix denotes Dual In-Line Ceramic Package, P suffix denotes Dual In-Line Plastic Package, F suffix denotes flat package (i.e., MC10100L = Ceramic Dual In-Line Package, MC10100P = Plastic Dual In-Line Package and MC10500F = Ceramic Flat Package.)

*External Load Power not included.

FLIP-FLOPS

**MC10131, MC10531
MC10231, MC10631**
Dual Type D Master-Slave
Flip-Flop



MC10131, MC10531
 $P_D = 235 \text{ mW typ/pkg (No Load)}$
 $f = 160 \text{ MHz typ}$

MC10231, MC10631
 $P_D = 270 \text{ mW typ/pkg (No Load)}$
 $f = 225 \text{ MHz typ}$

R-S TRUTH TABLE

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N.D.

N.D. = Not Defined


CLOCKED TRUTH TABLE

C	D	Q_{n+1}
L	ϕ	Q_n
H	L	L
H	H	H

ϕ = Don't Care

$C = \bar{C}_E + C_C$

**MC10135
MC10535**
Dual J-K Master-Slave
Flip-Flop



R-S TRUTH TABLE

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N.D.

N.D. = Not Defined


CLOCK J-K TRUTH TABLE*

J	$\bar{K}$	Q_{n+1}
L	L	$\bar{Q}_n$
L	L	L
L	H	H
H	H	Q_n

*Output states change on positive transition of clock for J-K input-condition present.

$P_D = 280 \text{ mW typ/pkg (No Load)}$
 $f_{\text{tog}} = 140 \text{ MHz typ}$

MC10176
Hex "D" Master-Slave Flip-Flop



CLOCKED TRUTH TABLE

C	D	Q_{n+1}
L	ϕ	Q_n
H*	L	L
H*	H	H

ϕ = Don't Care.

*A clock H is a clock transition from a low to a high state.

$P_D = 460 \text{ mW typ/pkg (No Load)}$
 $f_{\text{tog}} = 150 \text{ MHz typ}$

MC10131

R-S TRUTH TABLE

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N.D.

N.D. = Not Defined

CLOCKED TRUTH TABLE

C	D	Q_{n+1}
L	ϕ	Q_n
H	L	L
H	H	H

ϕ = Don't Care

$C = \bar{C}_E + C_C$

A clock H is a clock transition from a low to a high state.


The MC10131 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (C) and Clock Enable ($\bar{C}_E$) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.


Input pulldown resistors eliminate the need to tie unused inputs to VEE. Output rise and fall times have been optimized to provide relaxation of system design and layout criteria.

$P_D = 235 \text{ mW typ/pkg (No Load)}$
 $f_{\text{Tot}} = 160 \text{ MHz typ}$

POSITIVE LOGIC



NEGATIVE LOGIC




$V_{CC1} = \text{Pin } 1$
 $V_{CC2} = \text{Pin } 16$
 $V_{EE} = \text{Pin } 8$

See General Information section for packaging.

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.




L SUFFIX
CERAMIC PACKAGE
CASE 620

@ Test
Temperature
-30°C
+25°C
+85°C

TEST VOLTAGE VALUES					(V _{CC}) Gnd
(Volts)					
V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}	
-0.890	-1.890	-1.205	-1.500	-5.2	
-0.810	-1.850	-1.105	-1.475	-5.2	
-0.700	-1.825	-1.035	-1.440	-5.2	
VOLTAGE APPLIED TO PINS LISTED BELOW:					
V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}	
—	—	—	—	8	
4	—	—	—	8	
5	—	—	—	↓	
6	—	—	—	↓	
7	—	—	—	↓	
9	—	—	—	↓	
—	—	—	—	8	
—	—	—	—	8	
5	—	—	—	8	
7	—	—	—	8	
5	—	—	—	8	
7	—	—	—	8	
—	—	5	—	8	
—	—	7	9	8	
—	—	5	—	8	
—	—	7	9	8	
+1.1 Vdc		Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
—	—	9	2	8	1, 16
7	—	9	2	↓	↓
7	—	6	2	↓	↓
—	—	6	2	↓	↓
7	—	9	2	↓	↓
—	—	9	2	↓	↓
—	—	5	2	8	1, 16
6	—	12	15	↓	↓
—	—	5	3	↓	↓
9	—	12	14	↓	↓
—	—	4	2	8	1, 16
6	—	13	15	↓	↓
—	—	4	3	↓	↓
9	—	13	14	↓	↓
—	—	6.7	2	8	1, 16
—	—	6.7	2	8	1, 16
—	—	6	2	8	1, 16

ELECTRICAL CHARACTERISTICS – ADVANCE INFORMATION*

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.



@ Test
Temperature
-30°C
+25°C
+85°C



P SUFFIX
PLASTIC PACKAGE
CASE 648

Characteristic	Symbol	Pin Under Test	MC10131P Test Limits								VOLTAGE APPLIED TO PINS LISTED BELOW:					(V _{CC}) Gnd
			-30°C		+25°C			+85°C		Unit	V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}	
			Min	Max	Min	Typ	Max	Min	Max							
Power Supply Drain Current	I _E	8	—	—	—	45	56	—	mAdc	—	—	—	—	8	1, 16	
Input Current	I _{inH}	4	—	—	—	—	330	—	μAdc	4	—	—	—	8	1, 16	
		5	—	—	—	330	—	—	5	—	—	—	—	—		
		6	—	—	—	220	—	—	6	—	—	—	—	—		
		7	—	—	—	245	—	—	7	—	—	—	—	—		
Input Leakage Current	I _{inL}	4, 5,*	—	—	0.5	—	—	—	μAdc	—	—	—	—	8	1, 16	
		6, 7, 9*	—	—	0.5	—	—	—	μAdc	—	—	—	—	8	1, 16	
Logic "1" Output Voltage	V _{OH}	2	-1.060	-0.890	-0.960	—	-0.810	-0.890	-0.700	Vdc	5	—	—	—	8	1, 16
		2†	-1.060	-0.890	-0.960	—	-0.810	-0.890	-0.700	Vdc	7	—	—	—	8	1, 16
Logic "0" Output Voltage	V _{OL}	3	-1.890	-1.675	-1.850	—	-1.650	-1.825	-1.615	Vdc	5	—	—	—	8	1, 16
		3†	-1.890	-1.675	-1.850	—	-1.650	-1.825	-1.615	Vdc	7	—	—	—	8	1, 16
Logic "1" Threshold Voltage	V _{OHA}	2	-1.080	—	-0.980	—	—	-0.910	—	Vdc	—	—	5	—	8	1, 16
		2†	-1.080	—	-0.980	—	—	-0.910	—	Vdc	—	—	7	9	8	1, 16
Logic "0" Threshold Voltage	V _{OLA}	3	—	-1.655	—	—	-1.630	—	-1.595	Vdc	—	—	5	—	8	1, 16
		3†	—	-1.655	—	—	-1.630	—	-1.595	Vdc	—	—	7	9	8	1, 16
Switching Times																
Clock Input											+1.11 Vdc		Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Propagation Delay	t _{g+2-} t _{g+2+} t ₆₊₂₊ t ₆₊₂₋	2	—	—	1.5	3.0	4.5	—	ns	—	—	9	2	8	1, 16	
		2	—	—	—	—	—	—	—	7	—	9	2	—	—	
		2	—	—	—	—	—	—	—	7	—	6	2	—	—	
		2	—	—	—	—	—	—	—	7	—	6	2	—	—	
Rise Time (20 to 80%)	t ₂₊	2	—	—	1.1	2.5	—	—	—	7	—	9	2	—	—	
Fall Time (20 to 80%)	t ₂₋	2	—	—	1.1	2.5	—	—	—	—	—	9	2	—	—	
Set Input																
Propagation Delay	t ₅₊₂₊ t ₁₂₊₁₅₊ t ₅₊₃₋ t ₁₂₊₁₄₋	2	—	—	1.2	2.8	4.3	—	ns	—	—	5	2	8	1, 16	
		15	—	—	—	—	—	—	—	6	—	12	15	—	—	
		3	—	—	—	—	—	—	—	—	—	5	3	—	—	
		14	—	—	—	—	—	—	—	9	—	12	14	—	—	
Reset Input																
Propagation Delay	t ₄₊₂₋ t ₁₃₊₁₅₋ t ₄₊₃₋ t ₁₃₊₁₄₊	2	—	—	1.2	2.8	4.3	—	ns	—	—	4	2	8	1, 16	
		15	—	—	—	—	—	—	—	6	—	13	15	—	—	
		3	—	—	—	—	—	—	—	—	—	4	3	—	—	
		14	—	—	—	—	—	—	—	9	—	13	14	—	—	
Setup Time	t _{setup}	7	—	—	2.5	—	—	—	ns	—	—	6.7	2	8	1, 16	
Hold Time	t _{hold}	7	—	—	1.5	—	—	—	ns	—	—	6.7	2	8	1, 16	
Toggle Frequency (Max)	f _{tog}	2	—	—	125	160	—	—	MHz	—	—	6	2	8	1, 16	

* Individually test each input; apply V_{IL} min to pin under test.

† Output level to be measured after a clock pulse has been applied to the C_E input (pin 6)

* This is advance information and specifications are subject to change without notice.

FIGURE 1 – TOGGLE FREQUENCY TEST CIRCUIT




FIGURE 2 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C

