


# EPC1001 – Enhancement Mode Power Transistor

 $V_{DS}, 100\text{ V}$ 
 $R_{DS(ON)}, 7\text{ m}\Omega$ 
 $I_D, 25\text{ A}$ 


Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low  $R_{DS(ON)}$ , while its lateral device structure and majority carrier diode provide exceptionally low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

## Maximum Ratings

|           |                                                                          |            |                  |
|-----------|--------------------------------------------------------------------------|------------|------------------|
| $V_{DS}$  | Drain-to-Source Voltage                                                  | 100        | V                |
| $I_D$     | Continuous ( $T_A = 25^\circ\text{C}, \theta_{JA} = 20$ )                | 25         | A                |
|           | Pulsed ( $25^\circ\text{C}, T_{\text{pulse}} = 300\text{ }\mu\text{s}$ ) | 100        |                  |
| $V_{GS}$  | Gate-to-Source Voltage                                                   | 6          | V                |
|           | Gate-to-Source Voltage                                                   | -5         |                  |
| $T_J$     | Operating Temperature                                                    | -40 to 125 | $^\circ\text{C}$ |
| $T_{STG}$ | Storage Temperature                                                      | -40 to 150 |                  |



EPC Power Transistors are supplied only in passivated die form with solder bumps

## Applications

- High Speed DC-DC conversion
- Class D Audio
- Hard Switched and High Frequency Circuits

## Benefits

- Ultra High Efficiency
- Ultra Low  $R_{DS(on)}$
- Ultra low  $Q_G$
- Ultra small footprint

| PARAMETER                                                                    |                                           | TEST CONDITIONS                                           | MIN | TYP  | MAX | UNIT |
|------------------------------------------------------------------------------|-------------------------------------------|-----------------------------------------------------------|-----|------|-----|------|
| Static Characteristics (T <sub>J</sub> = 25°C unless otherwise stated)       |                                           |                                                           |     |      |     |      |
| BV <sub>DSS</sub>                                                            | Drain-to-Source Voltage                   | V <sub>GS</sub> = 0 V, I <sub>D</sub> = 300 μA            | 100 |      |     | V    |
| I <sub>DSS</sub>                                                             | Drain Source Leakage                      | V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V             |     | 100  | 250 | μA   |
| I <sub>GSS</sub>                                                             | Gate-Source Forward Leakage               | V <sub>GS</sub> = 5 V                                     |     | 1    | 5   | mA   |
|                                                                              | Gate-Source Reverse Leakage               | V <sub>GS</sub> = -5 V                                    |     | 0.2  | 1   |      |
| V <sub>GS(th)</sub>                                                          | Gate Threshold Voltage                    | V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 5 mA | 0.7 | 1.4  | 2.5 | V    |
| R <sub>DS(ON)</sub>                                                          | Drain-Source On Resistance                | V <sub>GS</sub> = 5 V, I <sub>D</sub> = 25 A              |     | 5.6  | 7   | mΩ   |
| Dynamic Characteristics (T <sub>J</sub> = 25°C unless otherwise stated)      |                                           |                                                           |     |      |     |      |
| C <sub>ISS</sub>                                                             | Input Capacitance                         | V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V             |     | 800  |     | pF   |
| C <sub>OSS</sub>                                                             | Output Capacitance                        |                                                           |     | 450  |     |      |
| C <sub>RSS</sub>                                                             | Reverse Transfer Capacitance              |                                                           |     | 40   |     |      |
| Q <sub>G</sub>                                                               | Total Gate Charge (V <sub>GS</sub> = 5 V) | V <sub>DS</sub> = 50 V, I <sub>D</sub> = 25 A             |     | 10.5 |     | nC   |
| Q <sub>GD</sub>                                                              | Gate to Drain Charge                      |                                                           |     | 3.3  |     |      |
| Q <sub>GS</sub>                                                              | Gate to Source Charge                     |                                                           |     | 3    |     |      |
| Q <sub>OSS</sub>                                                             | Output Charge                             |                                                           |     | 32   |     |      |
| Q <sub>RR</sub>                                                              | Source-Drain Recovery Charge              |                                                           |     | 0    |     |      |
| Source-Drain Characteristics (T <sub>J</sub> = 25°C unless otherwise stated) |                                           |                                                           |     |      |     |      |
| V <sub>SD</sub>                                                              | Source-Drain Forward Voltage              | I <sub>S</sub> = 0.5 A, V <sub>GS</sub> = 0 V, T = 25°C   |     | 1.8  |     | V    |
|                                                                              |                                           | I <sub>k</sub> = 0.5 A, V <sub>GS</sub> = 0 V, T = 125°C  |     | 1.75 |     |      |

Figure 1: Typical Output Characteristics




Figure 2: Transfer Characteristics




Figure 3:  $R_{DS(on)}$  vs  $V_{GS}$  for Various CurrentFigure 4:  $R_{DS(on)}$  vs  $V_{GS}$  for Various Temperature

Figure 5: Capacitance




Figure 6: Gate Charge




Figure 7: Reverse Drain-Source Characteristics




Figure 8: Normalized On Resistance Vs Temperature




Figure 9: Normalized Threshold Voltage






Figure 10: Gate Current



## TAPE AND REEL CONFIGURATION

4mm pitch, 12mm wide tape on 7" reel




|                | EPC1001 |      |      |
|----------------|---------|------|------|
| Dimension (mm) | target  | min  | max  |
| a              | 12.0    | 11.7 | 12.3 |
| b              | 1.75    | 1.65 | 1.85 |
| c (see note)   | 5.50    | 5.45 | 5.55 |
| d              | 4.00    | 3.90 | 4.10 |
| e              | 4.00    | 3.90 | 4.10 |
| f (see note)   | 2.00    | 1.95 | 2.05 |
| g              | 1.5     | 1.5  | 1.6  |

Note: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole

## DIE MARKINGS

Die orientation dot


Gate Pad bump is under this corner



| Part Number | Part #<br>Marking Line 1 | Laser Markings                  |                                 |
|-------------|--------------------------|---------------------------------|---------------------------------|
|             |                          | Lot_Date Code<br>Marking line 2 | Lot_Date Code<br>Marking Line 3 |
| EPC1001     | 1001                     | YYYY                            | ZZZZ                            |



## DIE OUTLINE

Bottom View



| DIM | MICROMETERS |         |       |
|-----|-------------|---------|-------|
|     | MIN         | Nominal | MAX   |
| A   | 4075        | 4105    | 4135  |
| B   | 1602        | 1632    | 1662  |
| C   | 1379        | 1.382   | 1.385 |
| d   | 577         | 580     | 583   |
| e   | 235         | 250     | 265   |
| f   | 248         | 250     | 252   |
| g   | 400         | 400     | 400   |

Side View

RECOMMENDED  
LAND PATTERN(measurements in  $\mu\text{m}$ )

Pad no. 1 is Gate;

Pads no. 3, 5, 7, 9, 11 are Drain;

Pads no. 4, 6, 8, 10 are Source;

Pad no. 2 is source and is recommended to pin out as a source sense.