

# Octal D-Type Latch with 3-State Output

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

- High Speed:  $t_{PD} = 5.0$  ns (Typ) at  $V_{CC} = 5.0$  V
- Low Power Dissipation:  $I_{CC} = 4.0$   $\mu$ A (Max) at  $T_A = 25^\circ$ C
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\%$   $V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise:  $V_{OLP} = 0.9$  V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: 186 FETs or 46.5 Equivalent Gates
- Pb-Free Packages are Available\*



<http://onsemi.com>

The diagram illustrates three different package types for the VHC373 component, each with its own pin configuration and internal pinout diagram.

- SOIC-20 WIDE DW SUFFIX CASE 751D:** This package is shown as a wide, low-profile component with 20 pins. The internal pinout diagram shows a 20-pin package with pins 1 through 20 arranged in a single row. The package is labeled with "VHC373" and "AWLYYWW".
- TSSOP-20 DT SUFFIX CASE 948E:** This package is shown as a thin, surface-mount component with 20 pins. The internal pinout diagram shows a 20-pin package with pins 1 through 20 arranged in a single row. The package is labeled with "VHC 373" and "ALYW".
- SOEIAJ-20 M SUFFIX CASE 967:** This package is shown as a wide, low-profile component with 20 pins. The internal pinout diagram shows a 20-pin package with pins 1 through 20 arranged in a single row. The package is labeled with "74VHC373" and "AWLYYWW".

A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week

|                 |    |    |          |
|-----------------|----|----|----------|
| $\overline{OE}$ | 1  | 20 | $V_{CC}$ |
| Q0              | 2  | 19 | Q7       |
| D0              | 3  | 18 | D7       |
| D1              | 4  | 17 | D6       |
| Q1              | 5  | 16 | Q6       |
| Q2              | 6  | 15 | Q5       |
| D2              | 7  | 14 | D5       |
| D3              | 8  | 13 | D4       |
| Q3              | 9  | 12 | Q4       |
| GND             | 10 | 11 | LE       |

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# MC74VHC373




Figure 1. Logic Diagram

FUNCTION TABLE

| INPUTS          |    |   | OUTPUT    |
|-----------------|----|---|-----------|
| $\overline{OE}$ | LE | D | Q         |
| L               | H  | H | H         |
| L               | H  | L | L         |
| L               | L  | X | No Change |
| H               | X  | X | Z         |

## MAXIMUM RATINGS

| Symbol    | Parameter                                                        | Value                   | Unit |
|-----------|------------------------------------------------------------------|-------------------------|------|
| $V_{CC}$  | DC Supply Voltage                                                | - 0.5 to + 7.0          | V    |
| $V_{in}$  | DC Input Voltage                                                 | - 0.5 to + 7.0          | V    |
| $V_{out}$ | DC Output Voltage                                                | - 0.5 to $V_{CC} + 0.5$ | V    |
| $I_{IK}$  | Input Diode Current                                              | - 20                    | mA   |
| $I_{OK}$  | Output Diode Current                                             | $\pm 20$                | mA   |
| $I_{out}$ | DC Output Current, per Pin                                       | $\pm 25$                | mA   |
| $I_{CC}$  | DC Supply Current, $V_{CC}$ and GND Pins                         | $\pm 75$                | mA   |
| $P_D$     | Power Dissipation in Still Air, SOIC Packages†<br>TSSOP Package† | 500<br>450              | mW   |
| $T_{stg}$ | Storage Temperature                                              | - 65 to + 150           | °C   |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

†Derating — SOIC Packages: - 7 mW/°C from 65° to 125°C  
TSSOP Package: - 6.1 mW/°C from 65° to 125°C

## RECOMMENDED OPERATING CONDITIONS

| Symbol     | Parameter                | Min                                                  | Max            | Unit |
|------------|--------------------------|------------------------------------------------------|----------------|------|
| $V_{CC}$   | DC Supply Voltage        | 2.0                                                  | 5.5            | V    |
| $V_{in}$   | DC Input Voltage         | 0                                                    | 5.5            | V    |
| $V_{out}$  | DC Output Voltage        | 0                                                    | $V_{CC}$       | V    |
| $T_A$      | Operating Temperature    | - 40                                                 | + 85           | °C   |
| $t_r, t_f$ | Input Rise and Fall Time | $V_{CC} = 3.3 \text{ V}$<br>$V_{CC} = 5.0 \text{ V}$ | 0<br>100<br>20 | ns/V |

# MC74VHC373

## DC ELECTRICAL CHARACTERISTICS

| Symbol          | Parameter                           | Test Conditions                                                                                              | V <sub>CC</sub><br>V | T <sub>A</sub> = 25°C         |                   |                               | T <sub>A</sub> = - 40 to 85°C |                               | Unit |
|-----------------|-------------------------------------|--------------------------------------------------------------------------------------------------------------|----------------------|-------------------------------|-------------------|-------------------------------|-------------------------------|-------------------------------|------|
|                 |                                     |                                                                                                              |                      | Min                           | Typ               | Max                           | Min                           | Max                           |      |
| V <sub>IH</sub> | Minimum High-Level Input Voltage    |                                                                                                              | 2.0<br>3.0 to 5.5    | 1.50<br>V <sub>CC</sub> × 0.7 |                   |                               | 1.50<br>V <sub>CC</sub> × 0.7 |                               | V    |
| V <sub>IL</sub> | Maximum Low-Level Input Voltage     |                                                                                                              | 2.0<br>3.0 to 5.5    |                               |                   | 0.50<br>V <sub>CC</sub> × 0.3 |                               | 0.50<br>V <sub>CC</sub> × 0.3 | V    |
| V <sub>OH</sub> | Minimum High-Level Output Voltage   | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br>I <sub>OH</sub> = - 50 μA                            | 2.0<br>3.0<br>4.5    | 1.9<br>2.9<br>4.4             | 2.0<br>3.0<br>4.5 |                               | 1.9<br>2.9<br>4.4             |                               | V    |
|                 |                                     | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br>I <sub>OH</sub> = - 4 mA<br>I <sub>OH</sub> = - 8 mA | 3.0<br>4.5           | 2.58<br>3.94                  |                   |                               | 2.48<br>3.80                  |                               |      |
| V <sub>OL</sub> | Maximum Low-Level Output Voltage    | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br>I <sub>OL</sub> = 50 μA                              | 2.0<br>3.0<br>4.5    |                               | 0.0<br>0.0<br>0.0 | 0.1<br>0.1<br>0.1             |                               | 0.1<br>0.1<br>0.1             | V    |
|                 |                                     | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br>I <sub>OL</sub> = 4 mA<br>I <sub>OL</sub> = 8 mA     | 3.0<br>4.5           |                               |                   | 0.36<br>0.36                  |                               | 0.44<br>0.44                  |      |
| I <sub>in</sub> | Maximum Input Leakage Current       | V <sub>in</sub> = 5.5 V or GND                                                                               | 0 to 5.5             |                               |                   | ± 0.1                         |                               | ± 1.0                         | μA   |
| I <sub>oz</sub> | Maximum Three-State Leakage Current | V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub><br>V <sub>out</sub> = V <sub>CC</sub> or GND            | 5.5                  |                               |                   | ± 0.25                        |                               | ± 2.5                         | μA   |
| I <sub>CC</sub> | Maximum Quiescent Supply Current    | V <sub>in</sub> = V <sub>CC</sub> or GND                                                                     | 5.5                  |                               |                   | 4.0                           |                               | 40.0                          | μA   |

## AC ELECTRICAL CHARACTERISTICS (Input t<sub>r</sub> = t<sub>f</sub> = 3.0ns)

| Symbol                                   | Parameter                             | Test Conditions                                                                                      | T <sub>A</sub> = 25°C |            |              | T <sub>A</sub> = - 40 to 85°C |              | Unit |
|------------------------------------------|---------------------------------------|------------------------------------------------------------------------------------------------------|-----------------------|------------|--------------|-------------------------------|--------------|------|
|                                          |                                       |                                                                                                      | Min                   | Typ        | Max          | Min                           | Max          |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub>   | Maximum Propagation Delay,<br>D to Q  | V <sub>CC</sub> = 3.3 ± 0.3 V C <sub>L</sub> = 15 pF<br>C <sub>L</sub> = 50 pF                       |                       | 7.3<br>9.8 | 11.4<br>14.9 | 1.0<br>1.0                    | 13.5<br>17.0 | ns   |
|                                          |                                       | V <sub>CC</sub> = 5.0 ± 0.5 V C <sub>L</sub> = 15 pF<br>C <sub>L</sub> = 50 pF                       |                       | 4.9<br>6.4 | 7.2<br>9.2   | 1.0<br>1.0                    | 8.5<br>10.5  |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub>   | Maximum Propagation Delay,<br>LE to Q | V <sub>CC</sub> = 3.3 ± 0.3 V C <sub>L</sub> = 15 pF<br>C <sub>L</sub> = 50 pF                       |                       | 7.0<br>9.5 | 11.0<br>14.5 | 1.0<br>1.0                    | 13.0<br>16.5 | ns   |
|                                          |                                       | V <sub>CC</sub> = 5.0 ± 0.5 V C <sub>L</sub> = 15 pF<br>C <sub>L</sub> = 50 pF                       |                       | 5.0<br>6.5 | 7.2<br>9.2   | 1.0<br>1.0                    | 8.5<br>10.5  |      |
| t <sub>PZL</sub> ,<br>t <sub>PZH</sub>   | Output Enable Time,<br>OE to Q        | V <sub>CC</sub> = 3.3 ± 0.3 V C <sub>L</sub> = 15 pF<br>R <sub>L</sub> = 1 kΩ C <sub>L</sub> = 50 pF |                       | 7.3<br>9.8 | 11.4<br>14.9 | 1.0<br>1.0                    | 13.5<br>17.0 | ns   |
|                                          |                                       | V <sub>CC</sub> = 5.0 ± 0.5 V C <sub>L</sub> = 15 pF<br>R <sub>L</sub> = 1 kΩ C <sub>L</sub> = 50 pF |                       | 5.5<br>7.0 | 8.1<br>10.1  | 1.0<br>1.0                    | 9.5<br>11.5  |      |
| t <sub>PLZ</sub> ,<br>t <sub>PHZ</sub>   | Output Disable Time,<br>OE to Q       | V <sub>CC</sub> = 3.3 ± 0.3 V C <sub>L</sub> = 50 pF<br>R <sub>L</sub> = 1 kΩ                        |                       | 9.5        | 13.2         | 1.0                           | 15.0         | ns   |
|                                          |                                       | V <sub>CC</sub> = 5.0 ± 0.5 V C <sub>L</sub> = 50 pF<br>R <sub>L</sub> = 1 kΩ                        |                       | 6.5        | 9.2          | 1.0                           | 10.5         |      |
| t <sub>OSLH</sub> ,<br>t <sub>OSHL</sub> | Output to Output Skew                 | V <sub>CC</sub> = 3.3 ± 0.3 V C <sub>L</sub> = 50 pF<br>(Note 1)                                     |                       |            | 1.5          |                               | 1.5          | ns   |
|                                          |                                       | V <sub>CC</sub> = 5.5 ± 0.5 V C <sub>L</sub> = 50 pF<br>(Note 1)                                     |                       |            | 1.0          |                               | 1.0          | ns   |

# MC74VHC373

## AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0\text{ns}$ )

| Symbol    | Parameter                                                               | Test Conditions | $T_A = 25^\circ\text{C}$ |     |     | $T_A = -40 \text{ to } 85^\circ\text{C}$ |     | Unit |
|-----------|-------------------------------------------------------------------------|-----------------|--------------------------|-----|-----|------------------------------------------|-----|------|
|           |                                                                         |                 | Min                      | Typ | Max | Min                                      | Max |      |
| $C_{in}$  | Maximum Input Capacitance                                               |                 |                          | 4   | 10  |                                          | 10  | pF   |
| $C_{out}$ | Maximum Three-State Output Capacitance (Output in High-Impedance State) |                 |                          | 6   |     |                                          |     | pF   |

|                 |                                        |                                         |    |
|-----------------|----------------------------------------|-----------------------------------------|----|
| C <sub>PD</sub> | Power Dissipation Capacitance (Note 2) | Typical @ 25°C, V <sub>CC</sub> = 5.0 V | pF |
|                 |                                        | 27                                      |    |

- Parameter guaranteed by design.  $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$ ,  $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$ .
- $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \cdot V_{CC} \cdot f_{in} + I_{CC}/8$  (per latch).  $C_{PD}$  is used to determine the no-load dynamic power consumption;  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_{in} + I_{CC} \cdot V_{CC}$ .

## NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0\text{ns}$ , $C_L = 50\text{pF}$ , $V_{CC} = 5.0\text{V}$ )

| Symbol    | Parameter                                | $T_A = 25^\circ\text{C}$ |      | Unit |
|-----------|------------------------------------------|--------------------------|------|------|
|           |                                          | Typ                      | Max  |      |
| $V_{OLP}$ | Quiet Output Maximum Dynamic $V_{OL}$    | 0.6                      | 0.9  | V    |
| $V_{OLV}$ | Quiet Output Minimum Dynamic $V_{OL}$    | -0.6                     | -0.9 | V    |
| $V_{IHD}$ | Minimum High Level Dynamic Input Voltage |                          | 3.5  | V    |
| $V_{ILD}$ | Maximum Low Level Dynamic Input Voltage  |                          | 1.5  | V    |

## TIMING REQUIREMENTS (Input $t_r = t_f = 3.0\text{ns}$ )

| Symbol     | Parameter                   | Test Conditions                                                  | $T_A = 25^\circ\text{C}$ |            | $T_A = -40 \text{ to } 85^\circ\text{C}$ | Unit |
|------------|-----------------------------|------------------------------------------------------------------|--------------------------|------------|------------------------------------------|------|
|            |                             |                                                                  | Typ                      | Limit      | Limit                                    |      |
| $t_{w(h)}$ | Minimum Pulse Width, LE     | $V_{CC} = 3.3 \pm 0.3\text{V}$<br>$V_{CC} = 5.0 \pm 0.5\text{V}$ |                          | 5.0<br>5.0 | 5.0<br>5.0                               | ns   |
| $t_{su}$   | Minimum Setup Time, D to LE | $V_{CC} = 3.3 \pm 0.3\text{V}$<br>$V_{CC} = 5.0 \pm 0.5\text{V}$ |                          | 4.0<br>4.0 | 4.0<br>4.0                               | ns   |
| $t_h$      | Minimum Hold Time, D to LE  | $V_{CC} = 3.3 \pm 0.3\text{V}$<br>$V_{CC} = 5.0 \pm 0.5\text{V}$ |                          | 1.0<br>1.0 | 1.0<br>1.0                               | ns   |

## ORDERING INFORMATION

| Device          | Package                | Shipping†        |
|-----------------|------------------------|------------------|
| MC74VHC373DWR2  | SOIC-20                | 1000 Tape & Reel |
| MC74VHC373DWR2G | SOIC-20<br>(Pb-Free)   | 1000 Tape & Reel |
| MC74VHC373DTR2  | TSSOP-20*              | 2500 Tape & Reel |
| MC74VHC373MEL   | SOEIAJ-20              | 2000 Tape & Reel |
| MC74VHC373MELG  | SOEIAJ-20<br>(Pb-Free) | 2000 Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*This package is inherently Pb-Free.

# MC74VHC373

## SWITCHING WAVEFORMS




Figure 2.




Figure 3.




Figure 4.






Figure 5.

## TEST CIRCUITS



\*Includes all probe and jig capacitance


Figure 6.




\*Includes all probe and jig capacitance

Figure 7.

# MC74VHC373



**Figure 8. EXPANDED LOGIC DIAGRAM**




**Figure 9. INPUT EQUIVALENT CIRCUIT**

# MC74VHC373

## OUTLINE DIMENSIONS

SOIC-20  
DW SUFFIX  
CASE 751D-05  
ISSUE G




### NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| MILLIMETERS |          |       |
|-------------|----------|-------|
| DIM         | MIN      | MAX   |
| A           | 2.35     | 2.65  |
| A1          | 0.10     | 0.25  |
| B           | 0.35     | 0.49  |
| C           | 0.23     | 0.32  |
| D           | 12.65    | 12.95 |
| E           | 7.40     | 7.60  |
| e           | 1.27 BSC |       |
| H           | 10.05    | 10.55 |
| h           | 0.25     | 0.75  |
| L           | 0.50     | 0.90  |
| θ           | 0°       | 7°    |

TSSOP-20  
DT SUFFIX  
CASE 948E-02  
ISSUE B



### NOTES:



1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 6.40        | 6.60 | 0.252     | 0.260 |
| B   | 4.30        | 4.50 | 0.169     | 0.177 |
| C   | ---         | 1.20 | ---       | 0.047 |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |
| G   | 0.65 BSC    |      | 0.026 BSC |       |
| H   | 0.27        | 0.37 | 0.011     | 0.015 |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |
| K   | 0.19        | 0.30 | 0.007     | 0.012 |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |
| L   | 6.40 BSC    |      | 0.252 BSC |       |
| M   | 0°          | 8°   | 0°        | 8°    |



# MC74VHC373

## OUTLINE DIMENSIONS

SOEIAJ-20  
M SUFFIX  
CASE 967-01  
ISSUE O



DETAIL P



### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

| DIM            | MILLIMETERS |       | INCHES    |       |
|----------------|-------------|-------|-----------|-------|
|                | MIN         | MAX   | MIN       | MAX   |
| A              | ---         | 2.05  | ---       | 0.081 |
| A <sub>1</sub> | 0.05        | 0.20  | 0.002     | 0.008 |
| b              | 0.35        | 0.50  | 0.014     | 0.020 |
| c              | 0.18        | 0.27  | 0.007     | 0.011 |
| D              | 12.35       | 12.80 | 0.486     | 0.504 |
| E              | 5.10        | 5.45  | 0.201     | 0.215 |
| e              | 1.27 BSC    |       | 0.050 BSC |       |
| H <sub>E</sub> | 7.40        | 8.20  | 0.291     | 0.323 |
| L              | 0.50        | 0.85  | 0.020     | 0.033 |
| L <sub>E</sub> | 1.10        | 1.50  | 0.043     | 0.059 |
| M              | 0°          | 10°   | 0°        | 10°   |
| Q <sub>1</sub> | 0.70        | 0.90  | 0.028     | 0.035 |
| Z              | ---         | 0.81  | ---       | 0.032 |

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
P.O. Box 61312, Phoenix, Arizona 85082-1312 USA  
**Phone:** 480-829-7710 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 480-829-7709 or 800-344-3867 Toll Free USA/Canada  
**Email:** orderlit@onsemi.com

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada

**Japan:** ON Semiconductor, Japan Customer Focus Center  
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051  
**Phone:** 81-3-5773-3850

**ON Semiconductor Website:** <http://onsemi.com>

**Order Literature:** <http://www.onsemi.com/litorder>

For additional information, please contact your local Sales Representative.