

1 Megabit Static RAM 1M x 1-Bit

Features

- ☐ High speed access times
Com'l: 12, 15, 17 and 20 ns
Ind'l: 15, 17 and 20 ns
- ☐ Low power operation (typical)
 - PDM41027SA
Active: 400 mW
Standby: 150 mW
 - PDM41027LA
Active: 350 mW
Standby: 100 mW
- ☐ Single +5V ($\pm 10\%$) power supply
- ☐ TTL-compatible inputs and outputs
- ☐ Packages
 - Plastic SOJ (300 mil) - TSO
 - Plastic SOJ (400 mil) - SO
 - Plastic TSOP - T

Description


The PDM41027 is a high-performance CMOS static RAM organized as 1,048,576 x 1-bit. This product is produced in Paradigm's proprietary CMOS technology which offers the designer the highest speed parts. Writing is accomplished when the write enable ($\overline{WE}$) and the chip enable ($\overline{CE}$) inputs are both LOW. Reading is accomplished when $\overline{WE}$ remains HIGH and $\overline{CE}$ goes LOW.

The PDM41027 operates from a single +5V power supply and all the inputs and outputs are fully TTL-compatible. The PDM41027 comes in two versions, the standard power version PDM41027SA and a low power version the PDM41027LA. The two versions are functionally the same and only differ in their power consumption.

The PDM41027 is available in a 28-pin plastic TSOP, 300-mil plastic SOJ and a 400-mil plastic SOJ package for surface mount applications.

4

Functional Block Diagram



Pin Configuration

TSOP

A4	22	21	NC
A5	23	20	A3
A6	24	19	A2
A7	25	18	A1
A8	26	17	A0
A9	27	16	DM
VCC	28	15	CE
A10	1	14	Vss
A11	2	13	WE
A12	3	12	DOUT
A13	4	11	A19
A14	5	10	A18
A15	6	9	A17
NC	7	8	A16

SOJ

A10	1	28	VCC
A11	2	27	A9
A12	3	26	A8
A13	4	25	A7
A14	5	24	A6
A15	6	23	A5
NC	7	22	A4
A16	8	21	NC
A17	9	20	A3
A18	10	19	A2
A19	11	18	A1
Dout	12	17	A0
WE	13	16	DIN
Vss	14	15	CE

Pin Description

Name	Description
A19-A0	Address Inputs
D _{IN}	Data Input
D _{OUT}	Data Output
WE	Write Enable Input
CE	Chip Enable Input
NC	No Connect
V _{CC}	Power (+5V)
V _{SS}	Ground

Truth Table⁽¹⁾

WE	CE	I/O	MODE
X	H	Hi-Z	Standby
H	L	D _{OUT}	Read
L	L	D _{IN}	Write

NOTE: 1. H = V_{IH}, L = V_{IL}, X = DON'T CARE

Absolute Maximum Ratings ⁽¹⁾

Symbol	Rating	Com'l.	Ind.	Unit
V _{TERM}	Terminal Voltage with Respect to V _{SS}	−0.5 to +7.0	−0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	−55 to +125	−65 to +135	°C
T _{STG}	Storage Temperature	−55 to +125	−65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	50	50	mA

NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
V _{SS}	Supply Voltage	0	0	0	V
Industrial	Ambient Temperature	−40	25	85	°C
Commercial	Ambient Temperature	0	25	70	°C

DC Electrical Characteristics ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions		PDM41027SA		PDM41027LA		Unit
				Min.	Max.	Min.	Max.	
I_{LI}	Input Leakage Current	$V_{CC} = MAX., V_{IN} = V_{SS} \text{ to } V_{CC}$	Com'l/ Ind.	-5	5	-5	5	μA
I_{LO}	Output Leakage Current	$V_{CC} = MAX.,$ $\overline{CE} = V_{IH}, V_{OUT} = V_{SS} \text{ to } V_{CC}$	Com'l/ Ind.	-5	5	-5	5	μA
V_{IL}	Input Low Voltage			-0.5 ⁽¹⁾	0.8	-0.5 ⁽¹⁾	0.8	V
V_{IH}	Input High Voltage			2.2	6.0	2.2	6.0	V
V_{OL}	Output Low Voltage	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min.}$ $I_{OL} = 10 \text{ mA}, V_{CC} = \text{Min.}$		—	0.4 0.5	—	0.4 0.5	V V
V_{OH}	Output High Voltage	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min.}$		2.4	—	2.4	—	V

NOTE: 1. $V_{IL}(\text{min}) = -3.0V$ for pulse width less than 20 ns

Power Supply Characteristics

			-10	-12		-15		-17		-20		
Symbol	Parameter	Power	Com'l.	Com'l	Ind.	Com'l	Ind.	Com'l	Ind.	Com'l	Ind.	Unit
I _{CC}	Operating Current CE = V _{IL}	SA	250	230	240	185	195	165	185	155	165	mA
	f = f _{MAX} = 1/t _{RC} V _{CC} = Max. I _{OUT} = 0 mA	LA	230	210	220	165	175	155	160	140	150	mA
I _{SB}	Standby Current CE = V _{IH}	SA	80	70	70	55	55	50	50	45	45	mA
	f = f _{MAX} = 1/t _{RC} V _{CC} = Max.	LA	75	65	65	50	50	45	50	40	40	mA
I _{SB1}	Full Standby Current CE ≥ V _{HC}	SA	20	15	25	10	15	10	15	10	15	mA
	f = 0 V _{CC} = Max., V _{IN} ≥ V _{CC} – 0.2V or ≤ 0.2V	LA	10	10	10	5	10	5	10	5	10	mA

NOTES: All values are maximum guaranteed values.

$V_{LC} \leq 0.2V, V_{HC} \geq V_{CC} - 0.2V$

Capacitance⁽¹⁾ ($T_A = +25^\circ C, f = 1.0 \text{ MHz}$)

Symbol	Parameter	Max.	Unit
C_{IN}	Input Capacitance	8	pF
C_{OUT}	Output Capacitance	8	pF

NOTE:1. This parameter is determined by device characterization but is not production tested.

AC Test Conditions

Input Pulse Levels	V_{SS} to 3.0V
Input rise and fall times	3 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Figure 1. Output Load Equivalent




Figure 2. Output Load Equivalent
(for t_{LZCE} , t_{HZCE} , t_{LZWE} , t_{HZWE})






Figure 3.

Read Cycle No. 1^(4,5)



Read Cycle No. 2^(2,4,6)




 UNDEFINED

AC Electrical Characteristics


Description		-10 ⁽⁷⁾		-12 ⁽⁷⁾		-15		-17		-20		
READ Cycle	Sym	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ cycle time	t _{RC}	10		12		15		17		20		ns
Address access time	t _{AA}		10		12		15		17		20	ns
Chip enable access time	t _{ACE}		10		12		15		17		20	ns
Output hold from address change	t _{OH}	3		3		3		3		3		ns
Chip enable to output in low Z ^(1,3)	t _{LZCE}	5		5		5		5		5		ns
Chip disable to output in high Z ^(1,2,3)	t _{HZCE}		6		6		7		7		8	ns
Chip enable to power up time ⁽³⁾	t _{PU}	0		0		0		0		0		ns
Chip disable to power down time ⁽³⁾	t _{PD}		10		12		15		17		20	ns

Notes referenced are after Data Retention Table.

Write Cycle No. 1 (Write Enable Controlled)




Write Cycle No. 2 (Chip Enable Controlled)



AC Electrical Characteristics

Description		-10 ⁽⁷⁾		-12 ⁽⁷⁾		-15		-17		-20		
WRITE Cycle	Sym	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
WRITE cycle time	t_{WC}	10		12		15		17		20		ns
Chip enable active time	t_{CW}	10		10		11		12		13		ns
Address valid to end of write	t_{AW}	10		10		11		11		13		ns
Address setup time	t_{AS}	0		0		0		0		0		ns
Address hold from end of write	t_{AH}	0		0		0		0		0		ns
Write pulse width	t_{WP1}	9		10		11		12		13		ns
Write pulse width	t_{WP2}	10		11		12		13		14		ns
Data setup time	t_{DS}	7		7		7		8		8		ns
Data hold time	t_{DH}	0		0		0		0		0		ns
Write disable to output in low Z ^(1,3)	t_{LZWE}	0		0		0		0		0		ns
Write enable to output in high Z ^(1,3)	t_{HZWE}		7		7		7		8		8	ns

Notes referenced are after Data Retention Table

Low V_{CC} Data Retention Waveform

Data Retention Electrical Characteristics (LA Version Only) for JEDEC Version

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
V_{DR}	V_{CC} for Retention Data			2	—	—	V
I_{CCDR}	Data Retention Current	$\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	$V_{CC} = 2V$	—	95	500	μA
			$V_{CC} = 3V$	—	350	750	μA
t_{CDR}	Chip Deselect to Data Retention Time			0	—	—	ns
$t_R^{(3)}$	Operation Recovery Time			$t_{RC}^{(5)}$	—	—	ns

NOTES: (For three previous Electrical Characteristics tables)

1. The parameter is tested with $C_L = 5$ pF as shown in Figure 2. Transition is measured ± 200 mV from steady state voltage.
2. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} .
3. This parameter is sampled.
4. $\overline{WE}$ is HIGH for a READ cycle.
5. The device is continuously selected. Chip Enable is held in its active state.
6. The address is valid prior to or coincident with the latest occurring Chip Enable.
7. $V_{CC} = 5V \pm 5\%$.

Ordering Information

PDM	xxxxxx Device Type	x Power	xx Speed	x Package Type	x Process Temp. Range	
						Blank Commercial (0° to +70°C)
						I Industrial (−40°C to +85°C)
						TSO 28-pin 300-mil Plastic SOJ
						SO 28-pin 400-mil Plastic SOJ
						T 28-pin Plastic TSOP
						10 Commercial Only
						12
						15
						17
						20
						SA Standard Power
						LA Low Power
						41027 1M x 1 Static RAM