# **74LVC374A**

Octal D-type flip-flop; 5 V tolerant inputs/outputs;

positive-edge trigger; 3-state

Rev. 3 — 6 December 2012

**Product data sheet** 

## 1. General description

The 74LVC374A is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A clock input (CP) and an outputs enable input (OE) are common to all flip-flops.

The eight flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition.

When pin  $\overline{OE}$  is LOW, the contents of the eight flip-flops is available at the outputs. When pin  $\overline{OE}$  is HIGH, the outputs go to the high-impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices as translators in mixed 3.3 V and 5 V applications.

The 74LVC374A is functionally identical to the 74LVC574A, but has a different pin arrangement.

#### 2. Features and benefits

- 5 V tolerant inputs/outputs; for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Direct interface with TTL levels
- High-impedance when V<sub>CC</sub> = 0 V
- 8-bit positive edge-triggered register
- Independent register and 3-state buffer operation
- Complies with JEDEC standard:
  - ◆ JESD8-7A (1.65 V to 1.95 V)
  - ◆ JESD8-5A (2.3 V to 2.7 V)
  - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - ◆ MM JESD22-A115-B exceeds 200 V
  - ◆ CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C




Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

# 3. Ordering information


Table 1. Ordering information


Type number	Package			
	Temperature range	Name	Description	Version
74LVC374AD	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
74LVC374ADB	–40 °C to +125 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1
74LVC374APW	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
74LVC374ABQ	–40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 $\times$ 4.5 $\times$ 0.85 mm	SOT764-1

# 4. Functional diagram



Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state






Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

# 5. Pinning information

#### 5.1 Pinning



#### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1	OE	output enable input (active LOW)
Q[0:7]	2, 5, 6, 9, 12, 15, 16, 19	3-state flip-flop output
D[0:7]	3, 4, 7, 8, 13, 14, 17, 18	data input
10	GND	ground (0 V)
11	СР	clock input (LOW-to-HIGH, edge-triggered)
20	$V_{CC}$	supply voltage

Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

# 6. Functional description

Table 3. Function table[1]

Operating mode	Input		Internal flip-flop	Output	
	OE	СР	Dn		Qn
Load and read register	L	<b>↑</b>	I	L	L
	L	<b>↑</b>	h	Н	Н
Load register and disable	Н	<b>↑</b>	I	L	Z
outputs	Н	<b>↑</b>	h	Н	Z

<sup>[1]</sup> H = HIGH voltage level

 $h = HIGH \ voltage \ level \ one \ set-up \ time \ prior \ to \ the \ LOW-to-HIGH \ CP \ transition$ 

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

Z = high-impedance OFF-state

↑ = LOW-to-HIGH clock transition

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{CC}$	supply voltage			-0.5	+6.5	V
$I_{IK}$	input clamping current	V <sub>I</sub> < 0 V		-50	-	mA
$V_{I}$	input voltage		<u>[1]</u>	-0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$		-	±50	mA
$V_{O}$	output voltage	output HIGH or LOW state	[2]	-0.5	$V_{CC} + 0.5$	V
		output 3-state	[2]	-0.5	+6.5	V
I <sub>O</sub>	output current	$V_O = 0 V \text{ to } V_{CC}$		-	±50	mA
I <sub>CC</sub>	supply current			-	100	mA
$I_{GND}$	ground current			-100	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	<u>[3]</u>	-	500	mW

<sup>[1]</sup> The minimum input voltage ratings may be exceeded if the input current ratings are observed.

<sup>[2]</sup> The output voltage ratings may be exceeded if the output current ratings are observed.

<sup>[3]</sup> For SO20 packages: above 70 °C the value of P<sub>tot</sub> derates linearly with 8 mW/K.
For SSOP20 and TSSOP20 packages: above 60 °C the value of P<sub>tot</sub> derates linearly with 5.5 mW/K.
For DHVQFN20 packages: above 60 °C the value of P<sub>tot</sub> derates linearly with 4.5 mW/K.

Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH or LOW state	0	-	$V_{CC}$	V
		output 3-state	0	-	5.5	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.65 \text{ V to } 2.7 \text{ V}$	0	-	20	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	-	10	ns/V

### 9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	V
	input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>	-	-	$0.65 \times V_{CC}$	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
√ <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	V
	input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	-	-	$\begin{array}{c} 0.35 \times \\ V_{CC} \end{array}$	-	$0.35 \times V_{CC}$	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
•	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$						
	output voltage	$I_O = -100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	$V_{CC} - 0.$	-	-	V <sub>CC</sub> – 0.3	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
/ <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$						
	output voltage	$I_O = 100 \mu A$ ; $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	-	-	0.2	-	0.3	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	V
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	٧
		$I_{O}$ = 12 mA; $V_{CC}$ = 2.7 V	-	-	0.4	-	0.6	٧
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	٧

Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

 Table 6.
 Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	0 °C to +8	5 °C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
II	input leakage current	$V_{CC} = 3.6 \text{ V}; V_I = 5.5 \text{ V or GND}$	-	±0.1	±5	-	±20	μΑ
I <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 3.6$ V; $V_O = 5.5$ V or GND;	-	±0.1	±5	-	±20	μА
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-	±0.1	±10	-	±20	μА
I <sub>CC</sub>	supply current	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND};$ $I_O = 0 \text{ A}$	-	0.1	10	-	40	μΑ
$\Delta I_{CC}$	additional supply current	per input pin; $V_{CC}$ = 2.7 V to 3.6 V; $V_{I}$ = $V_{CC}$ - 0.6 V; $I_{O}$ = 0 A	-	5	500	-	5000	μА
C <sub>I</sub>	input capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_I = \text{GND to } V_{CC}$	-	4.0	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V (unless stated otherwise) and  $T_{amb}$  = 25 °C.

# 10. Dynamic characteristics

 Table 7.
 Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 10.

Symbol	Parameter	Conditions		–40 °C to +85 °C			-40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation	CP to Qn; see Figure 7	<u>[2]</u>		'				
	delay	V <sub>CC</sub> = 1.2 V		-	16	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		2.2	7.4	16.3	2.2	18.8	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.5	3.9	8.4	1.5	9.7	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.5	8.0	1.5	10.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	3.3	7.0	1.5	9.0	ns
t <sub>en</sub> enab	enable time	OE to Qn; see Figure 8	<u>[2]</u>						
		V <sub>CC</sub> = 1.2 V		-	19	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V		1.5	6.6	16.7	1.5	19.3	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.5	3.7	9.3	1.5	10.8	ns
		V <sub>CC</sub> = 2.7 V		1.5	3.8	8.5	1.5	11.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	3.0	7.5	1.5	9.5	ns
t <sub>dis</sub>	disable time	OE to Qn; see Figure 8	<u>[2]</u>						
		V <sub>CC</sub> = 1.2 V		-	8.0	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V		2.3	4.0	10.1	2.3	11.7	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	2.2	5.7	1.0	6.7	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.1	6.5	1.5	9.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	2.9	6.0	1.5	7.5	ns

#### Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 10.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>W</sub>	pulse width	clock HIGH or LOW; see Figure 7	'				'	1	
		V <sub>CC</sub> = 1.65 V to 1.95 V		5.0	-	-	5.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V		4.0	-	-	4.0	-	ns
		V <sub>CC</sub> = 2.7 V		3.0	-	-	4.5	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		3.0	1.5	-	4.5	-	ns
t <sub>su</sub>	set-up time	Dn to CP; see Figure 9							
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4.0	-	-	4.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		3.0	-	-	3.0	-	ns
		$V_{CC} = 2.7 \text{ V}$		2.0	-	-	2.0	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		2.0	0	-	2.0	-	ns
t <sub>h</sub>	hold time	Dn to CP; see Figure 9							
		V <sub>CC</sub> = 1.65 V to 1.95 V		3.0	-	-	3.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2.0	-	-	2.0	-	ns
		V <sub>CC</sub> = 2.7 V		1.5	-	-	1.5	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	0.6	-	1.5	-	ns
f <sub>max</sub>	maximum	see Figure 7							
	frequency	V <sub>CC</sub> = 1.65 V to 1.95 V		100	-	-	64	-	MHz
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		125	-	-	100	-	MHz
		V <sub>CC</sub> = 2.7 V		150	-	-	120	-	MHz
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		150	-	-	120	-	MHz
t <sub>sk(o)</sub>	output skew time	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	-	1.0	-	1.5	ns
C <sub>PD</sub>	power	per flip-flop; $V_I = GND$ to $V_{CC}$	<u>[4]</u>						
	dissipation	V <sub>CC</sub> = 1.65 V to 1.95 V		-	11.6	-	-	-	pF
	capacitance	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	13.6	-	-	-	pF
		V <sub>CC</sub> = 3.0 V to 3.6 V		-	15.4	-	-	-	pF

<sup>[1]</sup> Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.

 $t_{\text{en}}$  is the same as  $t_{\text{PZL}}$  and  $t_{\text{PZH}}$ .

 $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .

- [3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- [4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz

 $C_L$  = output load capacitance in pF

V<sub>CC</sub> = supply voltage in Volt


N = number of inputs switching

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$  = sum of the outputs

<sup>[2]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state


### 11. Waveforms



Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

Fig 7. Clock (CP) to output (Qn) propagation delays, the clock pulse width, output transition times, and the maximum frequency




Measurement points are given in Table 8.

 $V_{\mbox{\scriptsize OL}}$  and  $V_{\mbox{\scriptsize OH}}$  are typical output voltage levels that occur with the output load.

Fig 8. 3-state enable and disable times

74LVC374A **NXP Semiconductors** 

### Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state



V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.


The shaded areas indicate when the input is permitted to change for predicable output performance.


Fig 9. Data set-up and hold times for the Dn input to the CP input

Table 8. **Measurement points** 

Supply voltage	Input		Output	Output				
V <sub>CC</sub>	VI	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>			
1.2 V	$V_{CC}$	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V			
1.65 V to 1.95 V	$V_{CC}$	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V			
2.3 V to 2.7 V	$V_{CC}$	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V			
2.7 V	2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	$V_{OH}-0.3~V$			
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	$V_{OH} - 0.3 V$			

Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state





Test data is given in Table 9.

Definitions for test circuit:

 $R_L$  = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

V<sub>EXT</sub> = External voltage for measuring switching times.

Fig 10. Load circuitry for switching times

Table 9. Test data


Supply voltage	Input		Load	Load		V <sub>EXT</sub>		
V <sub>CC</sub>	VI	t <sub>r</sub> , t <sub>f</sub>	CL	$R_L$	$t_{PLH}, t_{PHL}$	$t_{PLZ}, t_{PZL}$	t <sub>PHZ</sub> , t <sub>PZH</sub>	
1.2 V	$V_{CC}$	≤ 2 ns	30 pF	1 k $\Omega$	open	$2\times V_{CC}$	GND	
1.65 V to 1.95 V	$V_{CC}$	≤ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
2.3 V to 2.7 V	$V_{CC}$	≤ 2 ns	30 pF	$500 \Omega$	open	$2\times V_{CC}$	GND	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	$500 \Omega$	open	$2\times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	$500 \Omega$	open	$2\times V_{CC}$	GND	

### Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

# 12. Package outline

#### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



## Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	155UE DATE
SOT163-1	075E04	MS-013				<del>-99-12-27</del> 03-02-19

Fig 11. Package outline SOT163-1 (SO20)

4LVC374A


All information provided in this document is subject to legal disclaimers.

74LVC374A **NXP Semiconductors** 

Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

#### SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



 						-,												
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

#### Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ICCUIT DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT339-1		MO-150				<del>99-12-27</del> 03-02-19	

Fig 12. Package outline SOT339-1 (SSOP20)

74LVC374A


All information provided in this document is subject to legal disclaimers.

74LVC374A **NXP Semiconductors** 

Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

#### TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	e	HE	L	Lp	Q	٧	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT360-1		MO-153				<del>99-12-27</del> 03-02-19	
					1	03-02	

Fig 13. Package outline SOT360-1 (TSSOP20)

74LVC374A

All information provided in this document is subject to legal disclaimers.

Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1




Fig 14. Package outline SOT764-1 (DHVQFN20)

74LVC374A All information provided in this document is subject to legal disclaimers.

# Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

# 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC374A v.3	20121206	Product data sheet	-	74LVC374A v.2
Modifications:	<ul> <li>The format of of NXP Semice</li> </ul>	this data sheet has been red conductors.	esigned to comply with	n the new identity guidelines
	<ul> <li>Legal texts ha</li> </ul>	ive been adapted to the new	company name where	appropriate.
	• Table 4, Table	5, <u>Table 6, Table 7, Table 8</u>	and <u>Table 9</u> : values ad	ded for lower voltage ranges.
74LVC374A v.2	20030514	Product specification	-	74LVC374A v.1
74LVC374A v.1	19980729	Product specification	-	-

#### Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

## 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC374A

#### Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors 74LVC374A

Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

# 17. Contents

General description 1
Features and benefits
Ordering information 2
Functional diagram 2
Pinning information 4
Pinning
Pin description 4
Functional description 5
Limiting values 5
Recommended operating conditions 6
Static characteristics 6
Dynamic characteristics 7
Waveforms
Package outline
Abbreviations
Revision history 16
Legal information
Data sheet status
Definitions
Disclaimers
Trademarks
Contact information 18
Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.