# **HEF4543B**

# BCD to 7-segment latch/decoder/driver Rev. 6 — 17 November 2011

Product data sheet

#### 1. **General description**

The HEF4543B is a BCD to 7-segment latch/decoder/driver for liquid crystal and LED displays. It has four address inputs (D0 to D3), an active LOW latch enable input (LE), an active HIGH blanking input (BL), an active HIGH phase input (PH) and seven buffered segment outputs (Qa to Qg).

The circuit provides the function of a 4-bit storage latch and an 8-4-2-1 BCD to 7-segment decoder/driver. It can invert the logic levels of the output combination. The phase (PH), blanking (BL) and latch enable (LE) inputs are used to reverse the function table phase, blank the display and store a BCD code, respectively.

For liquid crystal displays, a square-wave is applied to PH and the electrical common back-plane of the display. The outputs of the device are directly connected to the segments of the liquid crystal.

It operates over a recommended  $V_{DD}$  power supply range of 3 V to 15 V referenced to  $V_{SS}$ (usually ground). Unused inputs must be connected to V<sub>DD</sub>, V<sub>SS</sub>, or another input.

### Features and benefits

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B

#### Ordering information 3.

#### Table 1. **Ordering information**


All types operate from -40 °C to +85 °C

Type number	Package									
	Name	Description	Version							
HEF4543BP	DIP16	plastic dual in-line package; 16-leads (300 mil)	SOT38-4							
HEF4543BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1							




### BCD to 7-segment latch/decoder/driver

# 4. Functional diagram




### BCD to 7-segment latch/decoder/driver



BCD to 7-segment latch/decoder/driver

## 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
<u>LE</u>	1	latch enable input (active LOW)
D0 to D3	5, 3, 2, 4	address (data) input
PH	6	phase input (active HIGH)
BL	7	blanking input (active HIGH)
V <sub>SS</sub>	8	ground supply voltage
Qa to Qg	9, 10, 11, 12, 13, 15, 14	segment output
$V_{DD}$	16	supply voltage

### BCD to 7-segment latch/decoder/driver

### 6. Functional description

Table 3. Function table [1]

Input	s						Outp	uts						
LE	BL	PH [2]	D3	D2	D1	D0	Qa	Qb	Qc	Qd	Qe	Qf	Qg	Display
Χ	Н	L	Χ	Χ	Χ	Χ	L	L	L	L	L	L	L	blank
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
Н	L	L	L	L	L	Н	L	Н	Н	L	L	L	L	1
Н	L	L	L	L	Н	L	Н	Н	L	Н	Н	L	Н	2
Н	L	L	L	L	Н	Н	Н	Н	Н	Н	L	L	Н	3
Н	L	L	L	Н	L	L	L	Н	Н	L	L	Н	Н	4
Н	L	L	L	Н	L	Н	Н	L	Н	Н	L	Н	Н	5
Н	L	L	L	Н	Н	L	Н	L	Н	Н	Н	Н	Н	6
Н	L	L	L	Н	Н	Н	Н	Н	Н	L	L	L	L	7
Н	L	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8
Н	L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	9
Н	L	L	Н	L	Н	Χ	L	L	L	L	L	L	L	blank
Н	L	L	Н	Н	Χ	Χ	L	L	L	L	L	L	L	blank
L	L	L	Χ	Χ	Χ	Χ	n.c.							n.c
as ab	ove	Н	as ab	ove			invers	se of abo	ove					as above

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care; n.c. = no change.

<sup>[2]</sup> For liquid crystal displays, apply a square-wave to PH; For common cathode LED displays, select PH = LOW; For common anode LED displays, select PH = HIGH.



### 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+18	V
VI	input voltage		-0.5	$V_{DD} + 0.5$	V
I <sub>I/O</sub>	input/output current		-	±10	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C

HEF4543B

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

### BCD to 7-segment latch/decoder/driver

Table 4. Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
P <sub>tot</sub>	total power dissipation	DIP16 package	<u>[1]</u> -	750	mW
		SO16 package	[2] _	500	mW
Р	power dissipation	per output	-	100	mW

<sup>[1]</sup> For DIP16 package:  $P_{tot}$  derates linearly with 12 mW/K above 70 °C.

### 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	supply voltage		3	-	15	V
VI	input voltage		0	-	$V_{DD}$	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	$V_{DD} = 5 V$	-	-	3.75	μs/V
		V <sub>DD</sub> = 10 V	-	-	0.5	μs/V
		V <sub>DD</sub> = 15 V	-	-	0.08	μs/V

### 9. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0 \ V$ ;  $V_I = V_{SS}$  or  $V_{DD}$  unless otherwise specified.

Symbol	Parameter	Conditions	$V_{DD}$	T <sub>amb</sub> =	–40 °C	T <sub>amb</sub> = 25 °C		T <sub>amb</sub> = 85 °C		Unit
				Min	Max	Min	Max	Min	Max	
$V_{IH}$	HIGH-level input voltage	$ I_{O}  < 1 \mu A$	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
$V_{IL}$	L LOW-level input voltage	I <sub>O</sub>   < 1 μA	5 V	-	1.5	-	1.5	-	1.5	V
				10 V	-	3.0	-	3.0	-	3.0
			15 V	-	4.0	-	4.0	-	4.0	V
$V_{OH}$	HIGH-level output voltage		5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
$V_{OL}$	LOW-level output voltage	$ I_{O}  < 1 \mu A$	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I <sub>OH</sub>	HIGH-level output current	$V_0 = 2.5 \text{ V}$	5 V	-	-1.7	-	-1.4	-	-1.1	mA
		$V_0 = 4.6 \text{ V}$	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		V <sub>O</sub> = 9.5 V	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		V <sub>O</sub> = 13.5 V	15 V	-	-3.6	-	-3.0	-	-2.4	mA

<sup>[2]</sup> For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.

### BCD to 7-segment latch/decoder/driver

 Table 6.
 Static characteristics ...continued

 $V_{SS} = 0 \ V$ ;  $V_I = V_{SS}$  or  $V_{DD}$  unless otherwise specified.

Symbol	Parameter	Conditions	$V_{DD}$	T <sub>amb</sub> =	–40 °C	T <sub>amb</sub> =	25 °C	T <sub>amb</sub> = 85 °C		Unit
				Min	Max	Min	Max	Min	Max	
$I_{OL}$	I <sub>OL</sub> LOW-level output current	$V_0 = 0.4 \ V$	5 V	0.52	-	0.44	-	0.36	-	mA
		$V_0 = 0.5 \ V$	10 V	1.3	-	1.1	-	0.9	-	mA
		V <sub>O</sub> = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
I <sub>I</sub>	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
$I_{DD}$	supply current	$I_O = 0 A$	5 V	-	20	-	20	-	150	μΑ
			10 V	-	40	-	40	-	300	μΑ
			15 V	-	80	-	80	-	600	μΑ
C <sub>I</sub>	input capacitance		-	-	-	-	7.5	-	-	pF

## 10. Dynamic characteristics

 Table 7.
 Dynamic characteristics

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ; For test circuit see <u>Figure 7</u>;unless otherwise specified.

			$V_{DD}$	Extrapolation formula[1]	Min	Тур	Max	Unit
t <sub>PHL</sub>	HIGH to LOW	Dn to Qn;	5 V	153 ns + $(0.55 \text{ ns/pF})C_L$	-	180	360	ns
	propagation delay	see <u>Figure 5</u>	10 V	64 ns + (0.23 ns/pF)C <sub>L</sub>	-	75	150	ns
			15 V	47 ns + $(0.16 \text{ ns/pF})C_L$	-	55	110	ns
		LE to Qn; see Figure 5	5 V	143 ns + (0.55 ns/pF)C <sub>L</sub>	-	170	340	ns
			10 V	69 ns + $(0.23 \text{ ns/pF})C_L$	-	80	160	ns
			15 V	52 ns + $(0.16 \text{ ns/pF})C_L$	-	60	120	ns
		BL to Qn;	5 V	118 ns + $(0.55 \text{ ns/pF})C_L$	-	145	290	ns
		see <u>Figure 5</u>	10 V	$54 \text{ ns} + (0.23 \text{ ns/pF})C_L$	-	65	130	ns
			15 V	$37 \text{ ns} + (0.16 \text{ ns/pF})C_L$	-	45	90	ns
t <sub>PLH</sub>	LOW to HIGH	Dn to Qn; see Figure 5	5 V	153 ns + $(0.55 \text{ ns/pF})C_L$	-	180	360	ns
	propagation delay		10 V	64 ns + $(0.23 \text{ ns/pF})C_L$	-	75	150	ns
			15 V	47 ns + $(0.16 \text{ ns/pF})C_L$	-	55	110	ns
			5 V	163 ns + (0.55 ns/pF)C <sub>L</sub>	-	190	380	ns
		see Figure 5	10 V	69 ns + (0.23 ns/pF)C <sub>L</sub>	-	80	160	ns
			15 V	$52 \text{ ns} + (0.16 \text{ ns/pF})C_L$	-	60	120	ns
		BL to Qn;	5 V	98 ns + $(0.55 \text{ ns/pF})C_L$	-	125	250	ns
		see <u>Figure 5</u>	10 V	$54 \text{ ns} + (0.23 \text{ ns/pF})C_L$	-	55	110	ns
			15 V	32 ns + $(0.16 \text{ ns/pF})C_L$	-	40	80	ns
t <sub>t</sub>	transition time	pin Qn;	5 V	10 ns + (1.00 ns/pF)C <sub>L</sub>	-	60	120	ns
		see <u>Figure 5</u>	10 V	9 ns + $(0.42 \text{ ns/pF})C_L$	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C <sub>L</sub>	-	20	40	ns
t <sub>su</sub>	set-up time	Dn to LE;	5 V		40	20	-	ns
		see Figure 6	10 V		20	5	-	ns
			15 V		15	0	-	ns

#### BCD to 7-segment latch/decoder/driver

 Table 7.
 Dynamic characteristics ...continued

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ; For test circuit see <u>Figure 7</u>;unless otherwise specified.

Symbol	Parameter	Conditions	$V_{DD}$	Extrapolation formula[1]	Min	Тур	Max	Unit
t <sub>h</sub>		Dn to $\overline{\text{LE}}$ ;	5 V		0	-15	-	ns
		see Figure 6	10 V		15	0	-	ns
			15 V		20	5	-	ns
$t_{\text{VV}}$	pulse width	pin LE HIGH;	5 V		60	30	-	ns
		minimum width; see Figure 6	10 V		30	15	-	ns
		see <u>rigule 0</u>	15 V		20	10	-	ns


<sup>[1]</sup> The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown ( $C_L$  in pF).

Table 8. Dynamic power dissipation P<sub>D</sub>


 $P_D$  can be calculated from the formulas shown.  $V_{SS} = 0$  V;  $t_r = t_f \le 20$  ns;  $T_{amb} = 25$  °C.

Symbol	Parameter	$V_{DD}$	Typical formula for P <sub>D</sub> (μW)	where:
$P_D$	dynamic power	5 V	$P_D = 2200 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	$f_i$ = input frequency in MHz,
	dissipation	10 V	$P_D = 10400 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	fo = output frequency in MHz,
		15 V	$P_D = 33000 \times f_i + \Sigma (f_0 \times C_L) \times V_{DD}^2$	$C_L$ = output load capacitance in pF,
				$V_{DD}$ = supply voltage in V,
				$\Sigma(C_L \times f_o)$ = sum of the outputs.


### 11. Waveforms




### BCD to 7-segment latch/decoder/driver



### BCD to 7-segment latch/decoder/driver



#### a. Input waveforms



#### b. Test circuit

Test data is given in Table 9.

Definitions for test circuit:

R<sub>L</sub> = Load resistance;

C<sub>L</sub> = Load capacitance including jig and probe capacitance;

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

Fig 7. Test circuit for switching times

Table 9. Test data


Supply voltage	Input	Input					
	VI	V <sub>M</sub>	t <sub>r</sub> , t <sub>f</sub>	CL			
5 V to 15 V	$V_{DD}$	0.5V <sub>I</sub>	≤ 20 ns	50 pF			


### 12. Application information


Some examples of applications for the HEF4543B are:

- Driving LCD displays
- Driving LED displays
- · Driving fluorescent displays
- Driving incandescent displays
- Driving gas discharge displays

### BCD to 7-segment latch/decoder/driver








**HEF4543B NXP Semiconductors** 

### BCD to 7-segment latch/decoder/driver

### 13. Package outline

### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE
SOT38-4						<del>95-01-14</del> 03-02-13

Fig 13. Package outline SOT38-4 (DIP16)


nation provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

**HEF4543B NXP Semiconductors** 

### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01	1	0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19	

Fig 14. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

### BCD to 7-segment latch/decoder/driver

### 14. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
DUT	Device Under Test

## 15. Revision history

### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4543B v.6	20111117	Product data sheet	-	HEF4543B v.5
Modifications:	<ul> <li>Section App</li> </ul>	plications removed		
	• <u>Table 6</u> : I <sub>OF</sub>	<sub>t</sub> minimum values changed t	o maximum	
	<ul><li>Figure 6: si</li></ul>	gnal $\overline{LT}$ removed; signal $\overline{BL}$	replaced by BL (inverte	ed)
HEF4543B v.5	20091027	Product data sheet	-	HEF4543B v.4
HEF4543B v.4	20090317	Product data sheet	-	HEF4543B_CNV v.3
HEF4543B_CNV v.3	19950101	Product specification	-	HEF4543B_CNV v.2
HEF4543B_CNV v.2	19950101	Product specification	-	-

#### BCD to 7-segment latch/decoder/driver

### 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HEF4543B

### BCD to 7-segment latch/decoder/driver

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

**HEF4543B NXP Semiconductors** 

### BCD to 7-segment latch/decoder/driver

### 18. Contents

1	General description
2	Features and benefits
3	Ordering information 1
4	Functional diagram
5	Pinning information 4
5.1	Pinning 4
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics
11	Waveforms
12	Application information
13	Package outline
14	Abbreviations14
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks16
17	Contact information
12	Contents 17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.