

Figure 1. The effect of the number of trials on the number of correct responses. The number of correct responses was significantly higher than the number of incorrect responses in all cases. The number of correct responses was significantly higher than the number of incorrect responses in all cases. The number of correct responses was significantly higher than the number of incorrect responses in all cases.

DESCRIPTION	QUANTITY	UNIT	PRICE	TOTAL
1.000	1.000	1.000	1.000	1.000
2.000	2.000	2.000	2.000	2.000
3.000	3.000	3.000	3.000	3.000
4.000	4.000	4.000	4.000	4.000
5.000	5.000	5.000	5.000	5.000
6.000	6.000	6.000	6.000	6.000
7.000	7.000	7.000	7.000	7.000
8.000	8.000	8.000	8.000	8.000
9.000	9.000	9.000	9.000	9.000
10.000	10.000	10.000	10.000	10.000
11.000	11.000	11.000	11.000	11.000
12.000	12.000	12.000	12.000	12.000
13.000	13.000	13.000	13.000	13.000
14.000	14.000	14.000	14.000	14.000
15.000	15.000	15.000	15.000	15.000
16.000	16.000	16.000	16.000	16.000
17.000	17.000	17.000	17.000	17.000
18.000	18.000	18.000	18.000	18.000
19.000	19.000	19.000	19.000	19.000
20.000	20.000	20.000	20.000	20.000
21.000	21.000	21.000	21.000	21.000
22.000	22.000	22.000	22.000	22.000
23.000	23.000	23.000	23.000	23.000
24.000	24.000	24.000	24.000	24.000
25.000	25.000	25.000		

The TC5565APL/APL is a 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns.

When CE2 is a logical low or CE1 is a logical high, the device is placed in low power standby mode in which standby current is 2 μ A typically. The TC5565APL/AFL has three control inputs. Two chip enables (CE1, CE2) allow for device selection and data retention control, and an output enable input (OE) provides fast memory access. Thus the TC5565APL/AFL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. The TC5565APL also features pin compatibility with the 65K bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems. The TC5565APL is offered in a dual-in-line 28 pin standard plastic package.

The TC5565AFL is offered in 28 pin mini Flat Package.

FEATURES

- Low Power Dissipation
27.5mW/MHz(Max.) Operating
- Standby Current: 100μA(Max.) Ta=70°C
- Access Time
TC5565APL/AFL-10 : 100ns(Max.)
TC5565APL/AFL-12 : 120ns(Max.)
TC5565APL/AFL-15 : 150ns(Max.)
- 5V Single Power Supply
- Power Down Features: CE2, CE1
- Fully Static Operation
- Data Retention Supply Voltage: 2.0~5.5V

- Directly TTL Compatible: All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package Type)

Package Type	Device Name
600 mil DIP	TC5565APL
300 mil DIP (Slim Package)	*TC5563APL
Flat Package (SOP)	TC5565AFL

*: See TC5563APL Technical Data


PIN CONNECTION (TOP VIEW) 64k bit EPROM
TC5565APL/AFL TMM2764D

N.C.	1	28	VDD	VPP	1	28	VCC
A12	2	27	R/W	A12	2	27	FGM
A7	3	26	CE2	A7	3	26	N.C.
A6	4	25	A8	A6	4	25	A8
A5	5	24	A9	A5	5	24	A9
A4	6	23	A11	A4	6	23	A11
A3	7	22	OE	A3	7	22	OE
A2	8	21	A10	A2	8	21	A10
A1	9	20	CE	A1	9	20	CE
A0	10	19	I/O8	A0	10	19	OE
I/O1	11	18	I/O7	00	11	18	OE
I/O2	12	17	I/O6	01	12	17	OE
I/O3	13	16	I/O5	02	13	16	OE
GND	14	15	I/O4	GND	14	15	OE

PIN NAMES

A0 ~ A12	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE1, CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Input/Output
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC5565APL-10, TC5565APL-12, TC5565APL-15

TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

OPERATION MODE

OPERATION MODE	CE1	CE2	OE	R/W	I/O1 ~ I/O8	POWER
Read	L	H	L	H	DOUT	IDDO
Write	L	H	*	L	DIN	IDDO
Output Deselect	L	H	H	H	High-Z	IDDO
Standby	H	*	*	*	High-Z	IDDS
	*	L	*	*	High-Z	IDDS

* : H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0/0.6**	W
T _{solder}	Soldering Temperature	260 ± 10	°C · sec
T _{stg}	Storage Temperature	-55 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

* : -3.0V at pulse width 50ns Max.

** : Flat package

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3*	-	0.8	
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	

*: -3.0V at pulse width 50ns Max.

TC5565APL-10, TC5565APL-12, TC5565APL-15 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

D.C. and OPERATING CHARACTERISTICS ($T_a=0 \sim 70^\circ\text{C}$, $V_{DD}=5V \pm 10\%$)

SYMBOL	PARAMRTER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT	
IIL	Input Leakage Current	VIN=0 ~ VDD		-	-	±1.0	μA	
IOH	Output High Current	VOH=2.4V		-1.0	-	-	mA	
IOL	Output Low Current	VOL=0.4V		4.0	-	-	mA	
ILO	Output Leakage Current	CE1=VIH or CE2=VIL or R/W=VIL or OE=VIH VOUT=0 ~ VDD		-	-	±1.0	μA	
IDD01	Operating Current	VDD=5.5V CE1=VIL CE2=VIH Other input=VIH/VIL IOUT=0mA	tcycle=1.0μs		-	-	10	mA
			TC5565APL-10	tcycle=100ns	-	-	45	mA
			TC5565AFL-10					
			TC5565APL-12	tcycle=120ns	-	-	40	mA
			TC5565AFL-12					
TC5565APL-15		tcycle=150ns	-	-	35	mA		
TC5565AFL-15								
IDD02		VDD=5.5V CE1=0.2V CE2=VDD-0.2V Other input=VDD-0.2V/0.2V IOUT=0mA	tcycle=1.0μs		-	-	5	mA
			TC5565APL-10	tcycle=100ns	-	-	40	mA
			TC5565AFL-10					
	TC5565APL-12		tcycle=120ns	-	-	35	mA	
	TC5565AFL-12							
TC5565APL-15	tcycle=150ns	-	-	30	mA			
TC5565AFL-15								
IDDs1	Standby Current	CE1=VIH or CE2=VIL		-	-	3	mA	
*IDDs2		CE1=VDD-0.2V or CE2=0.2V	VDD=5.5V	-	2	100	μA	
			VDD=3.0V	-	1	50		

*: In standby mode with $\overline{CE_1} \geq V_{DD}-0.2V$, these specification limits are guaranteed under the condition of $CE_2 \geq V_{DD}-0.2V$ or $CE_2 \leq 0.2V$.

CAPACITANCE ($T_a=25^\circ\text{C}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=\text{GND}$	-	-	10	pF
C_{OUT}	Output Capacitance	$V_{OUT}=\text{GND}$	-	-	10	

Note: This parameter is periodically sampled and is not 100% tested.

TC5565APL-10, TC5565APL-12, TC5565APL-15

TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

A.C. CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TC5565APL-10 TC5565AFL-10		TC5565APL-12 TC5565AFL-12		TC5565APL-15 TC5565AFL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	100	-	120	-	150	-	ns
t _{ACC}	Address Access Time	-	100	-	120	-	150	
t _{CO1}	$\overline{CE_1}$ Access Time	-	100	-	120	-	150	
t _{CO2}	GE2 Access Time	-	100	-	120	-	150	
t _{OE}	Output Enable to Output Valid	-	50	-	60	-	70	
t _{COE}	Chip Enable ($\overline{CE_1}$, CE ₂) to Output in Low-Z	10	-	10	-	15	-	
t _{OEE}	Output Enable to Output in Low-Z	5	-	5	-	5	-	
t _{OD}	Chip Enable ($\overline{CE_1}$, CE ₂) to Output in High-Z	-	35	-	40	-	50	
t _{ODO}	Output Enable to Output in High-Z	-	35	-	40	-	50	
t _{OH}	Output Data Hold Time	20	-	20	-	20	-	

Write Cycle


SYMBOL	PARAMETER	TC5565APL-10 TC5565AFL-10		TC5565APL-12 TC5565AFL-12		TC5565APL-15 TC5565AFL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	100	-	120	-	150	-	ns
t _{WP}	Write Pulse Width	60	-	70	-	90	-	
t _{CW}	Chip Selection to End of Write	80	-	85	-	100	-	
t _{AS}	Address Set up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{ODW}	R/W to Output High-Z	-	35	-	40	-	50	
t _{OEW}	R/W to Output Low-Z	5	-	5	-	10	-	
t _{DS}	Data Set up Time	40	-	50	-	60	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	

A.C. TEST CONDITION


Output Load : 100pF + 1 TTL Gate
 Input Pulse Level : 0.6V, 2.4V
 Timing Measurement V_{IN} : 0.8V, 2.2V
 Reference Level V_{OUT} : 0.8V, 2.2V
 t_r, t_f : 5ns

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)




TC5565APL-10, TC5565APL-12, TC5565APL-15
TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

WRITE CYCLE 2 (4) ($\overline{\text{CE1}}$ Controlled Write)



WRITE CYCLE 3 (4) (CE2 Controlled Write)



Note 1. R/W is High for Read Cycle.


2. Assuming that $\overline{CE1}$ Low transition or CE2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that $\overline{CE1}$ High transition or CE2 Low transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that $\overline{OE}$ is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS ($T_a=0 \sim 70^\circ\text{C}$)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V
I _{DDS2}	Standby Supply Current	V _{DD} =3.0V	-	50	μA
		V _{DD} =5.5V	-	100	
t _{CDR}	Chip Deselection to Data Retention Mode	0	-	-	μs
t _R	Recovery Time	t _{RC} *	-	-	μs

*: Read cycle time.

$\overline{CE1}$ Controlled Data Retention Mode (1)



CE2 Controlled Data Retention Mode (3)



TC5565APL-10, TC5565APL-12, TC5565APL-15 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

- Note 1: In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$ or $CE2 \geq V_{DD}-0.2V$.
- 2: If the V_{IH} of $\overline{CE1}$ is 2.2V in active operation, I_{DDs1} current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.
- 3: In $CE2$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$.

DEVICE INFORMATION

The TC5565APL/AFL is an asynchronous RAM using address activated circuit technology, thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure.

This peak current may induce the noise on V_{DD}/GND lines. Thus the use of about 0.1 μ F decoupling capacitor for every device is recommended to eliminate such noise.





Fig.1 Typical Current Waveforms

TC5565APL-10, TC5565APL-12, TC5565APL-15 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

OUTLINE DRAWINGS (DIP28-P-600)

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC5565APL-10, TC5565APL-12, TC5565APL-15
 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

OUTLINE DRAWINGS (SOP28-P-450)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.