www.ti.com

SCDS261B-MARCH 2008-REVISED AUGUST 2008

0.65-Ω DUAL SPDT ANALOG SWITCHES WITH NEGATIVE SIGNALING CAPABILITY


FEATURES

- Specified Break-Before-Make Switching
- Negative Signaling Capability: Maximum Swing From –2.75 V to 2.75 V (V₊ = 2.75 V)
- Internal Shunt Switch Prevents Audible Click-and-Pop When Switching Between Two Sources (TS5A22364)
- Low ON-State Resistance (0.65 Ω Typical)
- Low Charge Injection
- Excellent ON-State Resistance Matching
- 2.3-V to 5.5-V Power Supply (V₁)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2500-V Human-Body Model (A114-B, Class II)
 - 1500-V Charged-Device Model (C101)
 - 200-V Machine Model (A115-A)


APPLICATIONS

- Cell Phones
- PDAs
- Portable Instrumentation
- Audio Routing

YZP PACKAGE




DRC PACKAGE (TOP VIEW)



The exposed center pad, if used, must be connected as a secondary GND or left electrically open.

DGS PACKAGE (TOP VIEW)



YZP PACKAGE TERMINAL ASSIGNMENTS

D	IN1	GND	IN2
С	NC1		NC2
В	COM1		COM2
Α	NO1	V ₊	NO2
	3	2	1

DESCRIPTION/ORDERING INFORMATION

The TS5A22362 and TS5A22364 are single-pole double-throw (SPDT) analog switches designed to operate from 2.3 V to 5.5 V. The devices feature negative signal capability that allows signals below ground to pass through the switch without distortion. Additionally, the TS5A22364 includes an internal shunt switch, which automatically discharges any capacitance at the NC or NO terminals when they are unconnected to COM. This reduces the audible click/pop noise when switching between two sources. The break-before-make feature prevents signal distortion during the transferring of a signal from one path to another. Low ON-state resistance, excellent channel-to-channel ON-state resistance matching, and minimal total harmonic distortion (THD) performance are ideal for audio applications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING (3)
-40°C to 85°C	NanoFree™ - WCSP (DSBGA)	Tape and reel	TS5A22362YZPR	392
	YZP (Pb-free)	Tape and reel	TS5A22364YZPR	382
	MEOD (VESOD) DOS	T	TS5A22362DGSR	39R
-40°C 10 85°C	MSOP (VSSOP) – DGS	Tape and reel	TS5A22364DGSR	38R
	SON – DRC	Tana and real	TS5A22362DRCR	ZVG
	JOIN - DRC	Tape and reel	TS5A22364DRCR	ZVF

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (3) YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).

SUMMARY OF CHARACTERISTICS

 $V_{+} = 2.7 \text{ V}, T_{A} = 25^{\circ}\text{C}$

Configuration	2:1 Multiplexer/Demultiplexer (2 × SPDT)
Number of channels	2
ON-state resistance (r _{on})	0.65 Ω
ON-state resistance match (Δr _{on})	0.023 Ω
ON-state resistance flatness (r _{on(flat)})	0.18 Ω
Turn-on/turn-off time (t _{ON} /t _{OFF})	80 ns/70 ns
Break-before-make time (t _{BBM})	7 ns
Charge injection (Q _C)	150 pC
Bandwidth (BW)	17 MHz
OFF isolation (O _{ISO})	–66 dB at 100 kHz
Crosstalk (X _{TALK})	–75 dB at 100 kHz
Total harmonic distortion (THD)	0.01%
Leakage current (I _{NO(OFF)} , I _{NC(OFF)})	TBD nA
Package options	10-pin WCSP (YZP), 10-pin VSSOP (DGS), and 10-pin SON (DRC)

FUNCTION TABLE

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON

www.ti.com

APPLICATION BLOCK DIAGRAMS




Figure 1. TS5A22364 Application Block Diagram

Shunt Switch (TS5A22364)

The $50-\Omega$ shunt switches on the TS5A22364 automatically discharge any capacitance at the NC or NO terminals when they are unconnected to COM. This reduces audible click-and-pop sounds that occur when switching between audio sources. Audible clicks and pops are caused when a step DC voltage is switched into the speaker. By automatically discharging the side that is not connected, any residual DC voltage is removed, thereby reducing the clicks and pops.




Figure 2. TS5A22362 Application Block Diagram

Negative Signaling Capacity

The TS5A22362 and TS5A22364 dual SPDT switches feature negative signal capability that allows signals below ground to pass through without distortion. These analog switches operate from a single +2.3-V to +5.5-V supply. The input/output signal swing of the device is dependant of the supply voltage V_+ : the devices pass signals as high as V_+ and as low as $V_+ - 5.5$ V, including signals below ground with minimal distortion.

Table 1 shows the input/output signal swing the user can get with different supply voltages.



Table 1. INPUT/OUTPUT SIGNAL SWING

SUPPLY VOLTAGE, V+	$ \begin{array}{l} $	$\begin{array}{c} \text{MAXIMUM} \\ (\text{V}_{\text{NC}}, \text{V}_{\text{NO}}, \text{V}_{\text{COM}}) = \text{V}_{+} \end{array}$
5.5 V	0 V	5.5 V
4.2 V	–1.3 V	4.2 V
3.3 V	-2.2 V	3.3 V
3 V	−2.5 V	3 V
2.5 V	–3 V	2.5 V

ABSOLUTE MINIMUM AND MAXIMUM RATINGS(1)(2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range (3)		-0.5	6	V
$V_{NC} V_{NO} V_{COM}$	Analog voltage range (3)(4)(5)		V ₊ - 6	V ₊ + 0.5	V
I _{I/OK}	Analog port diode current	V_{NC} , V_{NO} , $V_{COM} < 0$ or V_{NC} , V_{NO} , $V_{COM} > V_{+}$	-50	50	mA
I _{NC}	ON-state switch current		-50 50 -150 150 -300 300		
I _{NO} I _{COM}	ON-state peak switch current (6)	$V_{NC}, V_{NO}, V_{COM} > V_{+}$ $V_{NC}, V_{NO}, V_{COM} = 0 \text{ to } V_{+}$	-300	300	mA
V_{I}	Digital input voltage range		-0.5	6.5	V
I _{IK}	Digital input clamp current (3)(4)	V _I < 0	-50	50	mA
I ₊ I _{GND}	Continuous current through V ₊ or GND		-100	100	mA
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- 3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- 6) Pulse at 1-ms duration <10% duty cycle

THERMAL IMPEDANCE RATINGS

				UNIT
		DGS package	56.5	
θ_{JA}	Package thermal impedance (1)	DRC package	165.36	°C/W
		YZP package	93	

(1) The package thermal impedance is calculated in accordance with JESD 51-7.

www.ti.com

ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY⁽¹⁾

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST COND	ITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch	•								
Analog signal range	$V_{\rm COM}, \ V_{\rm NO}, V_{\rm NC}$					V ₊ - 5.5		V ₊	V
ON-state		V_{NC} or $V_{NO} = V_{+}$, 1.5 V,	COM to NO or NC.	25°C			0.65	0.94	
resistance	r _{on}	$V_{+} - 5.5 \text{ V}$ $I_{COM} = -100 \text{ mA},$	See Figure 16	Full	2.7 V			1.04	Ω
ON-state				25°C			0.023	0.11	
resistance match between channels	Δr_{on}	V_{NC} or $V_{NO} = 1.5 \text{ V}$, $I_{COM} = -100 \text{ mA}$,	COM to NO or NC, See Figure 16	Full	2.7 V			0.15	Ω
ON-state		V_{NC} or $V_{NO} = V_{+}$, 1.5 V,	COM to NO or NC.	25°C			0.18	0.46	
resistance flatness	r _{on(flat)}	$V_{+} - 5.5 \text{ V}$ $I_{COM} = -100 \text{ mA},$	See Figure 16	Full	2.7 V			0.5	Ω
Shunt switch resistance (TS5A22364 only)	r _{SH}	I _{NO} or I _{NC} = 10 mA		Full	2.7 V		25	50	Ω
		$V_{NC} = 2.25 \text{ V}, V_{+} - 5.5 \text{ V}$		25°C		-50		50	
NC, NO OFF leakage current (TS5A22362 Only)	I _{NC(OFF)} , I _{NO(OFF)}	$\begin{array}{l} V_{COM} = V_{+} - 5.5 \text{ V}, \ 2.25 \text{ V} \\ V_{NO} = \text{Open} \\ \text{COM to NO} \\ \text{or} \\ V_{NO} = 2.25 \text{ V}, \ V_{+} - 5.5 \text{ V}, \\ V_{COM} = V_{+} - 5.5 \text{ V}, \ 2.25 \text{ V} \\ V_{NC} = \text{Open} \\ \text{COM to NC} \end{array}$	See Figure 17	Full	2.7	-375		375	nA
COM		V _{NC} and V _{NO} = Open,		25°C		-50		50	
ON leakage current	I _{COM(ON)}	$V_{COM} = V_+, V_+ - 5.5 V,$	See Figure 18	Full	2.7 V	-375		375	nA
Digital Control In	outs (IN) ⁽²⁾								
Input logic high	V _{IH}			Full		1.4		5.5	V
Input logic low	V _{IL}			Full				0.6	V
Input leakage	I _{IH} , I _{IL}	$V_{IN} = V_+ \text{ or } 0$		25°C	2.7 V	-250		250	nA
current	'IH, 'IL	VIN - V+ OI O		Full	Z.1 V	-250		250	ш

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽²⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY (continued)

 V_{+} = 2.3 V to 2.7 V, T_{A} = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST COND	ITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Dynamic									
		V V	$C_1 = 35 \text{ pF},$	25°C	2.5 V		44	80	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 300 \Omega,$	See Figure 20	Full	2.3 V to 2.7 V			80	ns
		V V	C 25 ~ F	25°C	2.5 V		22	70	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 300 \Omega,$	C _L = 35 pF, See Figure 20	Full	2.3 V to 2.7 V			70	ns
Break-before- make time	t _{BBM}	See Figure 21 for TS5A22 See Figure 22 for TS5A22		25°C	2.5 V	1	7		ns
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, See Figure 26	25°C	2.5 V		150		рС
NC, NO OFF capacitance (TS5A22362 only)	C _{NC(OFF)} , C _{NO(OFF)}	V_{NC} or $V_{NO} = V_{+}$ or GND,	See Figure 19	25°C	2.5 V		70		pF
NC, NO, COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON, f = 10 MHz	See Figure 19	25°C	2.5 V		370		pF
Digital input capacitance	C _I	V _I = V ₊ or GND	See Figure 19	25°C	2.5 V		2.6		pF
Bandwidth	BW	$R_L = 50 \Omega, -3 dB$	See Figure 21	25°C	2.5 V		17		MHz
OFF isolation	O _{ISO}	R _L = 50 Ω	f = 100 kHz, See Figure 24	25°C	2.5 V		-66		dB
Crosstalk	X _{TALK}	R _L = 50 Ω	f = 100 kHz, See Figure 25	25°C	2.5 V		-75		dB
Total harmonic distortion	THD	$R_L = 600 \ \Omega,$ $C_L = 15 \ pF,$	f = 20 Hz to 20 kHz, See Figure 27	25°C	2.5 V		0.01		%
Supply									
Positive	I ₊	$V_I = V + \text{ or GND}$		25°C	2.7 V		0.2	1.1	μΑ
supply current	'+	VI - VT OI OIND		Full	Z.1 V			1.3	μΛ
Positive supply current	l ₊	$V_1 = V + -5.5 V$		Full	2.7 V			3.3	μΑ

www.ti.com

ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY⁽¹⁾

 $\rm V_{+} = 3~V$ to 3.6 V, $\rm T_{A} = -40^{\circ}C$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONE	DITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch	1					1		,	
Analog signal range	V_{COM} , V_{NO} , V_{NC}					V ₊ - 5.5		V ₊	V
		V_{NC} or $V_{NO} \le V_+$,	COM to NO or	25°C			0.61	0.87	
ON-state resistance	r _{on}	$I_{.5} V$, $V_{+} - 5.5 V$, $I_{COM} = -100 \text{ mA}$,	NC, See Figure 16	Full	3 V			0.97	Ω
ON-state			COM to NO or	25°C			0.024	0.13	
resistance match between channels	Δr _{on}	V_{NC} or $V_{NO} = 1.5 \text{ V}$, $I_{COM} = -100 \text{ mA}$,	NC, See Figure 16	Full	3 V			0.13	Ω
ON-state		V_{NC} or $V_{NO} \le V_+$,	COM to NO or	25°C			0.12	0.46	
resistance flatness	r _{on(flat)}	$I.5 V,$ $V_{+} - 5.5 V,$ $I_{COM} = -100 \text{ mA},$	NC, See Figure 16	Full	3 V			0.5	Ω
Shunt switch resistance (TS5A22364 only)	r _{SH}	I _{NO} or I _{NC} = 10 mA		Full	3 V		25	37	Ω
		$V_{NC} = 3 \text{ V}, V_{+} - 5.5 \text{ V}$		25°C		-50		50	
NC, NO OFF leakage current (TS5A22362 only)	I _{NC(OFF)} , I _{NO(OFF)}	$\begin{array}{l} {\rm V_{COM} = V_{+} - 5.5~V,~3~V} \\ {\rm V_{NO} = Open} \\ {\rm COM~to~NO} \\ {\rm or} \\ {\rm V_{NO} = 3~V,~V_{+} - 5.5~V,} \\ {\rm V_{COM} = V_{+} - 5.5~V,~3~V} \\ {\rm V_{NC} = Open} \\ {\rm COM~to~NC} \\ \end{array}$	See Figure 17	Full	3.6 V	-375		375	nA
COM		V _{NC} and V _{NO} = Open,	COM to NO or	25°C	0.01/	- 50		50	4
ON leakage current	I _{COM(ON)}	$V_{COM} = V_+, V_+ - 5.5 V,$	NC, See Figure 18	Full	3.6 V	-375		375	nA
Digital Control Inj	puts (IN) ⁽²⁾			•		•		'	
Input logic high	V _{IH}			Full		1.4		5.5	V
Input logic low	V _{IL}			Full				8.0	V
Input leakage	1 1	$V_{IN} = V_+ \text{ or } 0$		25°C	3.6 V	-250		250	nA
current	I _{IH} , I _{IL}	VIN = V+ OI U		Full	3.0 V	-250		250	IIA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽²⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY (continued)

 $V_{+} = 3 \text{ V}$ to 3.6 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST COI	NDITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Dynamic									
			0 05 5	25°C	3.3 V		34	80	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 300 \Omega,$	C _L = 35 pF, See Figure 20	Full	3 V to 3.6 V			80	ns
			0 05 5	25°C	3.3 V		19	70	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 300 \Omega,$	C _L = 35 pF, See Figure 20	Full	3 V to 3.6 V			70	ns
Break-before- make time	t _{BBM}		e Figure 21 for TS5A22362 e Figure 22 for TS5A22364		3.3 V	1	7		ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 26	25°C	3.3 V		150		рС
NC, NO OFF capacitance (TS5A22362 only)	$\begin{matrix} C_{NC(OFF)}, \\ C_{NO(OFF)} \end{matrix}$	V_{NC} or $V_{NO} = V_{+}$ or $V_{+} - 5.5 V$,	See Figure 19	25°C	3.3 V		70		pF
NC, NO, COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{+} \text{ or GND},$ f = 10 MHz	See Figure 19	25°C	3.3 V		370		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND}$	See Figure 19	25°C	3.3 V		2.6		pF
Bandwidth	BW	$R_L = 50 \Omega, -3 dB$	Switch ON, See Figure 21	25°C	3.3 V		17.5		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$,	f = 100 kHz, See Figure 24	25°C	3.3 V		-68		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$,	f = 100 kHz, See Figure 25	25°C	3.3 V		-76		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 15 pF,$	f = 20 Hz to 20 kHz, See Figure 27	25°C	3.3 V		0.008		%
Supply									
		$V_1 = V + \text{ or GND}$		25°C	3.6 V		0.1	1.2	^
Positive supply current	I ₊	VI = V+ OI GIND		Full	3.0 V			1.3	μΑ
cappi, carroin		V _I = V+ -5.5 V		Full	3.6 V			3.4	μΑ

www.ti.com

ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY⁽¹⁾

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST COND	ITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch	•								
Analog signal range	$V_{\rm COM}, \ V_{\rm NO}, V_{\rm NC}$					V ₊ - 5.5		V ₊	٧
ON-state		V_{NC} or $V_{NO} = V_{+}$, 1.6 V,	COM to NO or	25°C			0.52	0.74	
resistance	r _{on}	$V_{+} = -5.5 \text{ V},$ $I_{COM} = -100 \text{ mA},$	NC, See Figure 16	Full	4.5 V			0.83	Ω
ON-state		V V 40V	COM to NO or	25°C			0.04	0.23	
resistance match between channels	Δr_{on}	V_{NC} or $V_{NO} = 1.6 \text{ V}$, $I_{COM} = -100 \text{ mA}$,	NC, See Figure 16	Full	4.5 V			0.30	Ω
ON-state		V_{NC} or $V_{NO} = V_{+}$, 1.6 V,	COM to NO or	25°C			0.076	0.46	
resistance flatness	r _{on(flat)}	$V_{+} = -5.5 \text{ V},$ $I_{COM} = -100 \text{ mA},$	NC, See Figure 16	Full	4.5 V			0.5	Ω
Shunt switch resistance (TS5A22364 only)	r _{SH}	I _{NO} or I _{NC} = 10 mA		Full	4.5 V		16	36	Ω
		$V_{NC} = 4.5 \text{ V}, V_{+} - 5.5 \text{ V}$		25°C		-50		50	
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	$\begin{aligned} & V_{\text{COM}} = V_{+} - 5.5 \text{ V}, 4.5 \text{ V} \\ & V_{\text{NO}} = \text{Open} \\ & \text{COM to NO} \\ & \text{or} \\ & V_{\text{NO}} = 4.5 \text{ V}, V_{+} - 5.5 \text{ V}, \\ & V_{\text{COM}} = V_{+} - 5.5 \text{ V}, 4.5 \text{ V} \\ & V_{\text{NC}} = \text{Open} \\ & \text{COM to NC} \end{aligned}$	See Figure 17	Full	5.5 V	-375		375	nA
СОМ		V_{NC} and V_{NO} = Open,	0 5 10	25°C		-50		50	
ON leakage current	I _{COM(ON)}	$V_{COM} = V_+, V_+ - 5.5 V,$	See Figure 18	Full	5.5 V	-375		375	nA
Digital Control In	outs (IN) ⁽²⁾								
Input logic high	V _{IH}			Full		2.4		5.5	V
Input logic low	V _{IL}			Full				8.0	V
Input leakage current	I _{IH} , I _{IL}	$V_{IN} = V_{+} \text{ or } 0$		25°C Full	5.5 V	-250 -250		250 250	nA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽²⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY (continued)

 $V_{+} = 4.5 \text{ V to } 5.5 \text{ V}, T_{A} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER SYMBOL		TEST COI	NDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Dynamic									
		V V	0 25 - 5	25°C	5 V		27	80	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 300 \Omega,$	C _L = 35 pF, See Figure 20	Full	4.5 V to 5.5 V			80	ns
		V - V	C _L = 35 pF, See Figure 20	25°C	5 V		13	70	1
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 300 \Omega,$		Full	4.5 V to 5.5 V			70	ns
Break-before- make time	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2$ $R_{L} = 300 \Omega,$	$C_L = 35 pF$, See Figure 21	25°C	5 V	1	3.5		ns
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, See Figure 26	25°C	5 V		10		pC
NC, NO OFF capacitance (TS5A22362 only)	C _{NC(OFF)} , C _{NO(OFF)}	V_{NC} or $V_{NO} = V_{+}$ or $V_{+} - 5.5 V$,	See Figure 19	25°C	5 V		70		pF
NC, NO, COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{+} \text{ or GND},$	See Figure 19	25°C	5 V		370		pF
Digital input capacitance	C _I	$V_I = V_+ \text{ or GND}$	See Figure 19	25°C	5 V		2.6		pF
Bandwidth	BW	$R_L = 50 \Omega$,	See Figure 21	25°C	5 V		18.3		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$,	f = 100 kHz, See Figure 24	25°C	5 V		-70		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$,	f = 100 kHz, See Figure 25	25°C	5 V		-78		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 15 pF,$	f = 20 Hz to 20 kHz, See Figure 27	25°C	5 V		0.009		%
Supply								·	
Positive supply current		$V_I = V_+$ or GND		25°C			0.2	1.3	
	I ₊	VI = V+ OI GIND		Full	5.5 V			3.5	μΑ
		$V_1 = V_+ - 5.5 \text{ V}$		Full				5	1



TYPICAL PERFORMANCE




Figure 7. Leakage Current vs Temperature

Frequency (MHz)
Figure 8. Insertion Loss








Figure 13. Power-Supply Current vs V₊

Figure 14. t_{ON} and t_{OFF} vs Supply Voltage

Supply Voltage (V)



TYPICAL PERFORMANCE (continued)




Figure 15. t_{ON} and t_{OFF} vs Temperature (2.5-V Supply)



PARAMETER MEASUREMENT INFORMATION




Figure 16. ON-State Resistance (r_{ON})




Figure 17. OFF-State Leakage Current (I_{COM(OFF)}, I_{NO(OFF)})






Figure 18. ON-State Leakage Current (I_{COM(ON)}, I_{NO(ON)})






Figure 19. Capacitance (C_I, C_{COM(OFF)}, C_{COM(ON)}, C_{NO(OFF)}, C_{NO(ON)})





- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f < 5$ ns. $t_f < 5$ ns.
- B. C_L includes probe and jig capacitance.

Figure 20. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})



- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.

Figure 21. Break-Before-Make Time (t_{BBM}) (TS5A22362 Only)






Figure 22. Break-Before-Make Time (t_{BBM}) (TS5A22364 Only)

- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.




Figure 23. Bandwidth (BW)






Figure 24. OFF Isolation (O_{ISO})






Figure 25. Crosstalk (X_{TALK})





- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
- B. C_L includes probe and jig capacitance.

Figure 26. Charge Injection (Q_C)



A. C_L includes probe and jig capacitance.

Figure 27. Total Harmonic Distortion (THD)







PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TS5A22362DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A22362DGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A22362DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TS5A22362DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TS5A22362YZPR	ACTIVE	DSBGA	YZP	10	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
TS5A22364DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A22364DGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A22364DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TS5A22364YZPR	ACTIVE	DSBGA	YZP	10	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2009


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A22362DGSR	MSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS5A22362DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS5A22364DGSR	MSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS5A22364DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2009




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A22362DGSR	MSOP	DGS	10	2500	358.0	335.0	35.0
TS5A22362DRCR	SON	DRC	10	3000	346.0	346.0	29.0
TS5A22364DGSR	MSOP	DGS	10	2500	358.0	335.0	35.0
TS5A22364DRCR	SON	DRC	10	3000	346.0	346.0	29.0

DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



YZP (R-XBGA-N10)

(CUSTOM) DIE-SIZE BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. This package is a lead-free solder ball design.

NanoFree is a trademark of Texas Instruments.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- Ç. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

A Metalized features are supplier options and may not be on the package.



THERMAL PAD MECHANICAL DATA




DRC (S-PVSON-N10)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRC (S-PVSON-N10)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	<u>power.ti.com</u>	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps