

10-A, 2.2-V to 5.5-V INPUT, NON-ISOLATED POWER MODULE FOR 3-GHz DSP SYSTEMS

FEATURES

- Up to 10-A Output Current
- 2.2-V to 5.5-V Input Voltage
- Wide-Output Voltage Adjust (0.69 V to 2.0 V)
- ±1.5% Total Output Voltage Variation
- Efficiencies up to 94%
- Output Overcurrent Protection (Nonlatching, Auto-Reset)
- Operating Temperature: –40°C to 85°C
- Safety Agency Approvals:
 - UL/IEC/CSA-C22.2 60950-1
- Prebias Startup
- On/Off Inhibit
- Differential Output Voltage Remote Sense
- Adjustable Undervoltage Lockout
- Auto-Track[™] Sequencing
- SmartSync Technology

- TurboTrans™ Technology
- Designed to meet Ultra-Fast Transient Requirements for 3-GHz DSP Systems
- 15 mV Output Voltage Deviation (C_O = 2000 μF, ΔI = 3 A)

APPLICATIONS

• Wireless Infrastructure Base Stations



DESCRIPTION

The PTH04T240F is a high-performance 10-A rated, non-isolated power module designed to meet ultra-fast transient requirements for 3-GHz DSP systems like Texas Instruments' TMS320TCI6488. This module is an addition to the 2nd generation of the popular PTH series power modules which include a reduced footprint and additional features.

Operating from an input voltage range of 2.2 V to 5.5 V, the PTH04T240F requires a single resistor to set the output voltage to any value over the range, 0.69 V to 2.0 V. The output voltage range makes the PTH04T240F particularly suitable for the 3-GHz DSP's core voltage requirements.

The module incorporates a comprehensive list of features. Output over-current and over-temperature shutdown protects against most load faults. A differential remote sense ensures tight load regulation. An adjustable under-voltage lockout allows the turn-on voltage threshold to be customized. Auto-Track™sequencing is a popular feature that greatly simplifies the simultaneous power-up and power-down of multiple modules in a power system.

The PTH04T240F includes new patent pending technologies, **TurboTrans**™ and **SmartSync**. The TurboTrans feature optimizes the transient response of the regulator while simultaneously reducing the quantity of external output capacitors required to meet a target voltage deviation specification. TurboTrans allows the PTH04T240F to meet the tight transient voltage tolerances required by 3-GHz DSPs with minimal output capacitance. SmartSync allows for switching frequency synchronization of multiple modules, thus simplifying EMI noise suppression tasks and reducing input capacitor RMS current requirements. The module uses double-sided surface mount construction to provide a low profile and compact footprint. Package options include both through-hole and surface mount configurations that are lead (Pb) - free and RoHS compatible.

MA

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Auto-Track, TurboTrans, TMS320 are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PTH04T240F



A. `R_{SET} required to set the output voltage to a value higher than 0.69 V. See Electrical Characteristics table.



ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

DATASHEET TABLE OF CONTENTS

DATASHEET SECTION	PAGE NUMBER
ENVIRONMENTAL AND ABSOLUTE MAXIMUM RATINGS	3
ELECTRICAL CHARACTERISTICS TABLE (PTH04T240F)	4
TERMINAL FUNCTIONS	6
TYPICAL CHARACTERISTICS (V _I = 5V)	7
TYPICAL CHARACTERISTICS (V _I = 3.3V)	8
ADJUSTING THE OUTPUT VOLTAGE	9
INPUT & OUTPUT CAPACITOR RECOMMENDATIONS	11
TURBOTRANS™ INFORMATION	15
UNDERVOLTAGE LOCKOUT (UVLO)	19
SOFT-START POWER-UP	20
OUTPUT ON/OFF INHIBIT	21
SYCHRONIZATION (SMARTSYNC)	22
OVER-CURRENT PROTECTION	23
OVER-TEMPERATURE PROTECTION	23
REMOTE SENSE	23
AUTO-TRACK SEQUENCING	24
PREBIAS START-UP	27
TAPE & REEL DRAWING	28
SHIPPING TRAY DRAWING	29

ENVIRONMENTAL AND ABSOLUTE MAXIMUM RATINGS

(Voltages are with respect to GND)

					UNIT
V_{Track}	Track pin voltage			-0.3 to $V_1 + 0.3$	V
T _A	Operating temperature range	Over V _I range		-40 to 85	
T _{wave}	Wave soldering temperature	surface temperature of module body or ins for 5 seconds maximum.		260	
+	T _{reflow} Solder reflow temperature	Surface temperature of module body or	suffix AS	235 ⁽¹⁾	°C
I reflow		pins	suffix AZ	260 ⁽¹⁾	
T _{stg}	Storage temperature			-55 to 125 ⁽²⁾	
	Mechanical shock	Per Mil-STD-883D, Method 2002.3 1 msec	, 1/2 sine, mounted	500	
	Mashaniaal vihustiaa	Mil-STD-883D, Method 2007.2 20-2000	suffix AD	20	G
	Mechanical vibration	Hz	suffix AS & AZ	15	
	Weight			3.8	grams
	Flammability	Meets UL94V-O			

⁽¹⁾ During reflow of surface mount package version do not elevate peak temperature of the module, pins or internal components above the stated maximum.

⁽²⁾ The shipping tray or tape and reel cannot be used to bake parts at temperatures higher than 65°C.



ELECTRICAL CHARACTERISTICS

PTH04T240F

 $T_A = 25$ °C, $V_I = 5$ V, $V_O = 1.0$ V, $C_I = 220$ μF , $C_O = 1000$ μF , and $I_O = I_O$ max (unless otherwise stated)

PARAMETER			PTI	H04T240I	F	UNIT		
				MIN	TYP	MAX		
Io	Output current	Over V _O range	25°C, natural convection	1	0		10	Α
V	Input voltage range	Over L. range	$0.69 \le V_0 \le 1$		2.2		5.5	V
V _I	Input voltage range	Over I_O range $1.7 < V_O \le 2.0$		V _O +0.5 ⁽¹⁾		5.5	V	
V _{OADJ}	Output voltage adjust range	Over I _O range		•	0.69		2.0	V
	Set-point voltage tolerance					±0.5	±1 ⁽²⁾	%V _o
	Temperature variation	-40°C < T _A < 85°C				±0.3		%V _o
V_{O}	Line regulation	Over V _I range				±3		mV
	Load regulation	Over I _O range				±2		mV
	Total output variation	Includes set-point,	line, load, -40°C ≤ T _A ≤ 8	5°C			±1.5 ⁽²⁾	%V _o
			$R_{SET} = 2.83 \text{ k}\Omega, V_O = 2.83 \text{ k}\Omega$	0 V		91%		
			$R_{SET} = 4.78 \text{ k}\Omega, V_O = 1.3$	8 V		90%		
		1 40 4	$R_{SET} = 7.09 \text{ k}\Omega, V_O = 1.3$	5 V		88%		
η	Efficiency	I _O = 10 A	$R_{SET} = 12.1 \text{ k}\Omega, V_O = 1.3$	2 V		87%		
			$R_{SET} = 20.8 \text{ k}\Omega, V_O = 1.$	0 V		85%		
			$R_{SET} = 689 \text{ k}\Omega, V_{O} = 0.7 \text{ V}$			80%		
	V _O Ripple (peak-to-peak)	20-MHz bandwidth	20-MHz bandwidth					mV_{PP}
I _{LIM}	Overcurrent threshold	Reset, followed by	followed by auto-recovery					Α
t _{tr}		2.5 A/µs load step	5 A to 3.5 A	Recovery time		200		μs
ΔV_{tr}	_			V _O over/undershoot		28		mV
t _{trTT}	- Transient response	$V_0 = 0.9 \text{ V}$		Recovery time		300		μs
ΔV_{trTT}	_		$R_{TT} = 23.7 \text{ k}\Omega$	V _O over/undershoot		15		mV
I _{IL}	Track input current (pin 10)	Pin to GND	1	1			-130 ⁽³⁾	μA
dV _{track} /dt	Track slew rate capability	$C_O \le C_O \text{ (max)}$					1	V/ms
		V _I increasing, R _{UVL}	O = OPEN			1.95		
UVLO _{ADJ}	Adjustable Under-voltage lockout (pin 11)	V _I decreasing, R _{UVI}		1.5		V		
	(μπ τ τ)	Hysteresis, R _{UVLO} =	= OPEN		0.5			
		Input high voltage	Input high voltage (V _{IH})				Open ⁽⁴⁾	.,
	Inhibit control (pin 11)	Input low voltage	(V _{IL})		-0.2		0.8	V
		Input low current	(I _{IL}), Pin 11 to GND			235		μA
I _{in}	Input standby current	Inhibit (pin 11) to G	ND, Track (pin 10) open			5		mA
f _s	Switching frequency	Over V _I and I _O rang	ges, SmartSync (pin 1) to 0	GND		300		kHz
f _{SYNC}	Synchronization (SYNC) frequency		·		240		400	kHz
V _{SYNCH}	SYNC High-Level Input Voltage				2		5.5	V
V _{SYNCL}	SYNC Low-Level Input Voltage						0.8	V
t _{SYNC}	SYNC Minimum Pulse Width				200			ns
				Nonceramic	220 ⁽⁵⁾			
Cı	External input capacitance			Ceramic		22 (5)		μF

Submit Documentation Feedback

Copyright © 2008-2009, Texas Instruments Incorporated

The minimum input voltage is 2.2 V or (V_O + 0.5) V, whichever is greater.
 The set-point voltage tolerance is affected by the tolerance and stability of R_{SET}. The stated limit is unconditionally met if R_{SET} has a tolerance of 1% with 100 ppm/C or better temperature stability.

⁽³⁾ A low-leakage (<100 nA), open-drain device, such as MOSFET or voltage supervisor IC, is recommended to control pin 10. The open-circuit voltage is less than V_I.

⁽⁴⁾ This control pin has an internal pull-up. Do not place an external pull-up on this pin. If it is left open-circuit, the module operates when input power is applied. A small, low-leakage (<100 nA) MOSFET is recommended for control. The open-circuit voltage is less than 3.5Vdc. For additional information, see the related application information section.

A 220 µF input capacitor is required for proper operation. The input capacitor must be rated for a minimum of 500 mA rms of ripple current. An additional 22-µF ceramic input capacitor is recommended to reduce rms ripple current.



ELECTRICAL CHARACTERISTICS (continued) PTH04T240F

 $T_A = 25$ °C, $V_I = 5$ V, $V_O = 1.0$ V, $C_I = 220$ μ F, $C_O = 1000$ μ F, and $I_O = I_O$ max (unless otherwise stated)

	PARAMETER		PTI	UNIT			
				MIN	TYP	MAX	
C _O External output capacitance		w/ TurboTrans	Capacitance Value			10000	μF
		Capacitance × ESR product (C _O × ESR)		1000 (7)		10000 (7)	μF×mΩ
MTBF	Reliability	Per Telcordia SR-33 T _A = 40°C, ground b	4.5			10 ⁶ Hr	

^{(6) 1000} µF of external non-ceramic output capacitance is required for basic operation. Adding additional capacitance at the load further improves transient response. Up to 500 µF of ceramic capacitance may be added in addition to the required non-ceramic capacitance. See Capacitor Application Information section for more guidance.

When using *TurboTrans™* technology, a minimum value of output capacitance is required for proper operation. Additionally, low ESR


capacitors are required for proper operation. See the application notes for further guidance.



TERMINAL FUNCTIONS

TERMINAL		DESCRIPTION					
NAME	NO.	DESCRIPTION					
VI	2	The positive input voltage power node to the module, which is referenced to common GND.					
Vo	5	The regulated positive power output with respect to GND.					
GND	3, 4	This is the common ground connection for the V_1 and V_0 power connections. It is also the 0 V_{dc} reference for the control inputs.					
Inhibit ⁽¹⁾ and UVLO	11	The Inhibit pin is an open-collector/drain, negative logic input that is referenced to GND. Applying a low level ground signal to this input disables the module's output and turns off the output voltage. When the Inhibit control is active, the input current drawn by the regulator is significantly reduced. If the Inhibit pin is left open-circuit, the module produces an output whenever a valid input source is applied.					
OVLO		This pin is also used for input undervoltage lockout (UVLO) programming. Connecting a resistor from this pin to GND (pin 3) allows the ON threshold of the UVLO to be adjusted higher than the default value. For more information, see the Application Information section.					
V _o Adjust	8	A 0.05 W 1% resistor must be connected between this pin and pin7 (–Sense), close to the module to set the output voltage to a value higher than 0.69V. The temperature stability of the resistor should be 100 ppm/°C (or better). The setpoint range for the output voltage is from 0.69V to 2.0V. If left open circuit, the output voltage will default to its lowest value. For further information, on output voltage adjustment see the related application note.					
		The specification table gives the preferred resistor values for a number of standard output voltages.					
+ Sense	6	The sense input allows the regulation circuit to compensate for voltage drop between the module and the load. For optimal voltage accuracy, +Sense must be connected to V_O , very close to the load.					
– Sense	7	The sense input allows the regulation circuit to compensate for voltage drop between the module and the load. For optimal voltage accuracy –Sense must be connected to GND (pin4) very close to the module (within 10cm).					
Track	10	This is an analog control input that enables the output voltage to follow an external voltage. This pin becomes active typically 20 ms after the input voltage has been applied, and allows direct control of the output voltage from 0 V up to the nominal set-point voltage. Within this range the module's output voltage follows the voltage at the Track pin on a volt-for-volt basis. When the control voltage is raised above this range, the module regulates at its set-point voltage. The feature allows the output voltage to rise simultaneously with other modules powered from the same input bus. If unused, this input should be connected to V _I .					
		NOTE: Due to the undervoltage lockout feature, the output of the module cannot follow its own input voltage during power up. For more information, see the related application note.					
TurboTrans™	9	This input pin adjusts the transient response of the regulator. To set the <i>TurboTrans™</i> feature, a 1%, 50mW resistor must be connected between this pin and pin 6 (+Sense) very close to the module. For a given value of output capacitance, a reduction in peak output voltage deviation is achieved by utililizing this feature. The resistance requirement can be selected from the TurboTrans™ resistor table in the Application Information section.					
SmartSync	1	This input pin sychronizes the switching frequency of the module to an external clock frequency. The SmartSync feature can be used to sychronize the switching fequency of multiple modules, aiding EMI noise suppression efforts. If unused, this pin should be connected to GND (pin3). For more information, please review the Application Information section.					


(1) Denotes negative logic: Open = Normal operation, Ground = Function active






TYPICAL CHARACTERISTICS(1)(2)

CHARACTERISTIC DATA (V_I = 5 V)






- (1) The electrical characteristic data has been developed from actual products tested at 25C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper. For surface mount packages (AS and AZ suffix), multiple vias must be utilized. Please refer to the mechanical specification for more information. Applies to Figure 4.

Copyright © 2008–2009, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS(1)(2)

CHARACTERISTIC DATA (V_I = 3.3 V)



- (1) The electrical characteristic data has been developed from actual products tested at 25C. This data is considered typical for the
- converter. Applies to Figure 5, Figure 6, and Figure 7.

 The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper. For surface mount packages (AS and AZ suffix), multiple vias must be utilized. Please refer to the mechanical specification for more information. Applies to Figure 8.



APPLICATION INFORMATION

ADJUSTING THE OUTPUT VOLTAGE

The V_O Adjust control (pin 8) sets the output voltage of the PTH04T240F. The adjustment range is between 0.69 V and 2.0 V. The adjustment method requires the addition of a single external resistor, R_{SET} , that must be connected directly between the V_O Adjust and – Sense pins. Table 1 gives the standard value of the external resistor for a number of standard voltages, along with the actual output voltage that this resistance value provides.


For other output voltages, the value of the required resistor can either be calculated using the following formula, or simply selected from the range of values given in Table 2. Figure 9 shows the placement of the required resistor.

$$R_{SET} = 10 \text{ k}\Omega \times \frac{0.69}{V_O - 0.69} - 1.43 \text{ k}\Omega$$
 (1)

Table 1. Standard Values of R_{SET} for Standard Output Voltages

V _O (Standard) (V)	R _{SET} (Standard Value) (kΩ)	V _O (Actual) (V)
2.0 (1)	3.83	2.002
1.8 (1)	4.75	1.807
1.5 ⁽¹⁾	6.98	1.510
1.2	12.1	1.200
1	20.5	1.004
0.7	681	0.700

(1) The minimum input voltage is 2.2 V or $(V_O + 0.5)$ V, whichever is greater.



- (1) R_{SET}: Use a 0.05 W resistor with a tolerance of 1% and temperature stability of 100 ppm/°C (or better). Connect the resistor directly between V_OAdjust (pin 8) and -Sense (pin 7), as close to the regulator as possible, using dedicated PCB traces
- (2) Never connect capacitors from V_OAdjust (pin 8) to either +Sense (pin 6), GND, or V_O (pin 5). Any capacitance added to the V_OAdjust pin affects the stability of the regulator.

Figure 9. Vo Adjust Resistor Placement



Table 2. Output Voltage Set-Point Resistor Values (Standard Values)⁽¹⁾

OUTPUT VOLTAGE (V _O) REQUIRED (V)	SET POINT RESISTOR R_{SET} ($k\Omega$)
0.70	681
0.75	113
0.80	61.9
0.85	41.2
0.90	31.6
0.95	24.9
1.00	20.5
1.05	17.8
1.10	15.4
1.15	13.7
1.20	12.1
1.25	10.7
1.30	9.88
1.35	9.09
1.40	8.25
1.45	7.68
1.50	6.98
1.55	6.49
1.60	6.04
1.65	5.76
1.70	5.36
1.75	5.11
1.80	4.75
1.85	4.53
1.90	4.22
1.95	4.02
2.00	3.83

⁽¹⁾ The minimum input voltage is 2.2 V or (V $_{\rm O}$ + 0.5) V, whichever is greater.



CAPACITOR RECOMMENDATIONS FOR THE PTH04T240/241W POWER MODULE

Capacitor Technologies

Electrolytic Capacitors

When using electrolytic capacitors, high quality, computer-grade electrolytic capacitors are recommended. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range, 2 kHz to 150 kHz, and are suitable when ambient temperatures are above -20°C. For operation below -20°C, tantalum, ceramic, or OS-CON type capacitors are required.

Ceramic Capacitors

Above 150 kHz the performance of aluminum electrolytic capacitors is less effective. Multilayer ceramic capacitors have very low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

Tantalum, Polymer-Tantalum Capacitors

Tantalum type capacitors may only used on the output bus, and are recommended for applications where the ambient operating temperature is less than 0°C. The AVX TPS series and Kemet capacitor series are suggested over many other tantalum types due to their lower ESR, higher rated surge, power dissipation, and ripple current capability. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

Input Capacitor (Required)

The PTH04T240F requires a minimum input capacitance of $220\mu F$. The ripple current rating of the input capacitor must be at least 500mArms. An additional $22-\mu F$, X5R/X7R ceramic capacitor is recommended to reduce the RMS ripple current.

Input Capacitor Information

The size and value of the input capacitor is determined by the converter transient performance capability. This minimum value assumes that the converter is supplied with a responsive, low inductance input source. This source should have ample capacitive decoupling, and be distributed to the converter via PCB power and ground planes.

Ceramic capacitors should be located as close as possible to the module's input pins, within 0.5 inch (1,3 cm). Adding ceramic capacitance is necessary to reduce the high-frequency ripple voltage at the module input. This reduces the magnitude of the ripple current through the electroytic capacitor, as well as the amount of ripple current reflected back to the input source. Additional ceramic capacitors can be added to further reduce the RMS ripple current requirement for the electrolytic capacitor.

Increasing the minimum input capacitance to 680µF is recommended for high-performance applications, or wherever the input source performance is degraded.

The main considerations when selecting input capacitors are the RMS ripple current rating, temperature stability, and less than 100 m Ω of equivalent series resistance (ESR).

Regular tantalum capacitors are not recommended for the input bus. These capacitors require a recommended minimum voltage rating of 2 x (maximum dc voltage + ac ripple). This is standard practice to ensure reliability. No tantalum capacitors were found with a sufficient voltage rating to meet this requirement.

When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these applications, OS-CON, poly-aluminum, and polymer-tantalum types should be considered.

Copyright © 2008–2009, Texas Instruments Incorporated



Output Capacitor (Required)

The PTH04T240F requires a minimum output capacitance of 1000μF of aluminum, polymer-aluminum, tantulum, or polymer-tantalum type.

The required capacitance above the minimum will be determined by actual transient deviation requirements. See the *TurboTrans Technology Application* section within this document for specific capacitance selection.

Output Capacitor Information

When selecting output capacitors, the main considerations are capacitor type, temperature stability, and ESR. When using the TurboTrans feature, the capacitance x ESR product should also be considered (see the following section).

Ceramic output capacitors added for high-frequency bypassing should be located as close as possible to the load to be effective. Ceramic capacitor values below $10\mu F$ should not be included when calculating the total output capacitance value.

When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these applications, OS-CON, poly-aluminum, and polymer-tantalum types should be considered.

TurboTrans Output Capacitance

TurboTrans allows the designer to optimize the output capacitance according to the system transient design requirement. High quality, ultra-low ESR capacitors are required to maximize TurboTrans effectiveness. When using TurboTrans, the capacitor's capacitance (μ F) × ESR ($m\Omega$) product determines its capacitor type; Type B, or Type C. These two types are defined as follows:

- Type B = (1000 < capacitance × ESR ≤ 5000) (e.g. polymer-tantalum)
- Type C = (5000 < capacitance × ESR ≤ 10,000) (e.g. OS-CON)

When using more than one type of output capacitor, select the capacitor type that makes up the majority of your total output capacitance. When calculating the CxESR product, use the maximum ESR value from the capacitor manufacturer's datasheet.

Working Examples:

A capacitor with a capacitance of $330\mu F$ and an ESR of $5m\Omega$, has a C×ESR product of $1650\mu F xm\Omega$ ($330\mu F \times 5m\Omega$). This is a Type B capacitor. A capacitor with a capacitance of $1000\mu F$ and an ESR of $8m\Omega$, has a C×ESR product of $8000u F xm\Omega$ ($1000u F \times 8m\Omega$). This is a Type C capacitor.

See the TurboTrans Technology application section within this document for specific capacitance selection.

Table 3 includes a preferred list of capacitors by type and vendor. See the Output Bus / TurboTrans column.

Designing for Fast Load Transients

The transient response of the dc/dc converter has been characterized using a load transient with a di/dt of 2.5A/µs. The typical voltage deviation for this load transient is given in the *Electrical Characteristics* table using the minimum required value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation with any dc/dc converter once the speed of the transient exceeds its bandwidth capability.

If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with additional low ESR ceramic capacitor decoupling. Generally, with load steps greater than $100A/\mu s$, adding multiple $10\mu F$ ceramic capacitors plus $10\times1\mu F$, and numerous high frequency ceramics ($\leq0.1\mu F$) is all that is required to soften the transient higher frequency edges. The PCB location of these capacitors in relation to the load is critical. DSP, FPGA and ASIC vendors identify types, location and amount of capacitance required for optimum performance. Low impedance buses, unbroken PCB copper planes, and components located as close as possible to the high-frequency devices are essential for optimizing transient performance.



Table 3. Input/Output Capacitors⁽¹⁾

Consider Characteristics											
		Capa	citor Cha	racteristics	3	C	Quantity				
Capacitor Vendor, Type Series (Style)	Working Voltage (V)	Value (μF)	Max ESR at 100 kHz (mΩ)	Max Ripple Current at 85°C (Irms) (mA)	Physical Size (mm)	Input Bus	Output Bus Turbo-Trans Capacitor Type ⁽²⁾	Vendor Part No.			
Panasonic											
SP series (UE)	6.3	220	15	3000	7,3×4,3	2	B ≥ 5 ⁽²⁾	EEFUE0J221R			
FC (Radial)	6.3	390	117	555	8 × 11,5	1	N/R (3)	EEUFC0J391			
FK (SMD)	6.3	470	160	600	10 × 10,2	1	N/R (3)	EEVFK0J471P			
United Chemi-Con											
PTB, Poly-Tantalum (SMD)	6.3	330	25	2600	7,3×4,3×2,8	1	C ≥ 3 ⁽²⁾	6PTB337MD6TER			
LXZ, Aluminum (Radial)	6.3	680	120	555	8 × 12	1	N/R (3)	LXZ6.3VB681M8X12LL			
PS, Poly-Alum (Radial)	6.3	390	12	4770	8 × 11,5	1	B ≥ 3 ⁽²⁾	6PS390MH11			
PT Poly-Tantalum (SMD)	6.3	330	40	3000	7,3×4,3	1	N/R (3)	6PT337MD8TER			
PXA, Poly-Alum (Radial)	10	330	14	4420	8 × 12,2	1	B ≥ 3 ⁽²⁾	PXA10VC331MH12			
Nichicon, Aluminum											
WG (SMD)	10	470	150	670	10 × 10	1	N/R (3)	UWG1A471MNR1GS			
HD (Radial)	10	470	72	760	8 × 11,5	1	N/R (3)	UHD1A471MPR			
Panasonic, Poly-Aluminum SE Series (SMD)	2.0	560	5	4000	7,3×4,3×4,2	N/R (4)	B ≥ 2 ⁽²⁾	EEFSE0J561R(V _O ≤ 1.6V) ⁽⁵⁾			
Sanyo											
TPE, POSCAP (SMD)	10	330	25	3300	7,3×4,3	1	C ≥31 ⁽²⁾	10TPE330MF			
TPE, POSCAP (SMD)	2.5	470	7	4400	7,3×4,3	N/R (4)	B ≥ 2 ⁽²⁾	2R5TPE470M7			
TPD, POSCAP (SMD)	2.5	1000	5	6100	7,3×4,3	N/R (4)	B ≥ 1 ⁽²⁾	2R5TPD1000M5			
SEP, OS-CON (Radial)	6.3	470	15	4210	10 × 12	1	C ≥ 2 ⁽²⁾	6SEP470M			
SVPA, OS-CON (Radial)	6.3	470	19	4130	$10 \times 7,9$	1	C ≥ 2 ⁽²⁾	6SVPA470M			
SVP, OS-CON (SMD)	10	330	25	3700	10 × 7,9	1	C ≥ 3 ⁽²⁾	10SVP330MX			
AVX, Tantalum											
TPM Multianode	10	330	23	3000	7,3×4,3×4,1	1	C ≥ 3 ⁽²⁾	TPME337M010R0035			
TPS Series III (SMD)	10	330	40	1830	7,3×4,3×4,1	1	N/R (3)	TPSE337M010R0040			
TPS Series III (SMD)	4	1000	25	2400	7,3×6,1×3.5	N/R (4)	N/R ⁽³⁾	TPSV108K004R0035			
Kemet, Poly-Tantalum											
T520 (SMD)	10	330	25	2600	7,3×4,3×4,1	1	C ≥ 3 ⁽²⁾	T520X337M010ASE025			
T530 (SMD)	6.3	330	15	3800	7,3×4,3×4,1	1	B ≥ 3 ⁽²⁾	T530X337M010ASE015 ⁽⁵⁾			
T530 (SMD)	4	680	5	7300	7,3×4,3×4,1	N/R (4)	B ≥ 2 ⁽²⁾	T530X687M004ASE005			
T530 (SMD)	2.5	1000	5	7300	7,3×4,3×4,1	N/R (4)	B ≥ 1 ⁽²⁾	T530X108M2R5ASE005			

(1) Capacitor Supplier Verification

Please verify availability of capacitors identified in this table. Capacitor suppliers may recommend alternative part numbers because of limited availability or obsolete products.

RoHS, Lead-free and Material Details

See the capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements. Component designators or part number deviations can occur when material composition or soldering requirements are updated.

- (2) Required capacitors with TurboTrans. See the TurboTrans Application information for Capacitor Selection Capacitor Types:
 - a. Type A = (100 < capacitance × ESR ≤ 1000) (Use Type A capacitors in addition to Type B or Type C) b. Type B = (1,000 < capacitance × ESR ≤ 5,000)
 - c. Type C = $(5,000 < \text{capacitance} \times \text{ESR} \le 10,000)$
- (3) Aluminum Electrolytic capacitor not recommended for TurboTrans due to higher ESR x capacitance products. Aluminum and higher ESR capacitors can be used in conjunction with lower ESR capacitance.
- (4) N/R Not recommended. The voltage rating does not meet the minimum operating limits.
- (5) The voltage rating of this capacitor only allows it to be used at a voltage that is equal to or less than 80% of the working voltage.

Copyright © 2008–2009, Texas Instruments Incorporated



Table 3. Input/Output Capacitors (continued)

		Сара	citor Cha	racteristic	S	Quantity			
			Max	Max			Output Bus		
Capacitor Vendor, Type Series (Style)	Working Voltage (V)	Value (μF)	ESR at 100 kHz (mΩ)	Ripple Current at 85°C (Irms) (mA)	Physical Size (mm)	Input Bus	Turbo-Trans Capacitor Type ⁽²⁾	Vendor Part No.	
Vishay-Sprague									
597D, Tantalum (SMD)	10	330	35	2500	7,3×5,7×4,1	1	N/R (6)	597D337X010E2T	
94SP, OS-CON (Radial)	6.3	390	16	3810	8 × 10,5	1	$C \ge 3^{(7)}$	94SP397X06R3EBP	
94SVP OS-CON (SMD)	6.3	470	17	3960	8 × 12	1	C ≥ 2 ⁽⁷⁾	94SVP477X06F12	
Kemet, Ceramic X5R	6.3	100	2	_	3225	1	A ⁽⁷⁾	C1210C107M9PAC	
(SMD)	6.3	47	2			1	A ⁽⁷⁾	C1210C476K9PAC	
Murata, Ceramic X5R	6.3	100	2	_	3225	1	A ⁽⁷⁾	GRM32ER60J107M	
(SMD)	6.3	47				1	A ⁽⁷⁾	GRM32ER60J476ME20L	
	16	22				1	A ⁽⁷⁾	GRM32ER61CE226KE20L	
	16	10				1	A ⁽⁷⁾	GRM32DR61C106K	
TDK, Ceramic X5R	6.3	100	2	_	3225	1	A ⁽⁷⁾	C3225X5R0J107MT	
(SMD)	6.3	47				1	A ⁽⁷⁾	C3225X5R0J476MT	
	16	10				1	A ⁽⁷⁾	C3225X5R1C106MT0	
	16	22				1	A ⁽⁷⁾	C3225X5R1C226MT	

⁽⁶⁾ Aluminum Electrolytic capacitor not recommended for TurboTrans due to higher ESR x capacitance products. Aluminum and higher ESR capacitors can be used in conjunction with lower ESR capacitance.

⁽⁷⁾ Required capacitors with TurboTrans. See the TurboTrans Application information for Capacitor Selection Capacitor Types:

a. Type A = (100 < capacitance × ESR ≤ 1000) (Use Type A capacitors in addition to Type B or Type C)

b. Type B = $(1,000 < \text{capacitance} \times \text{ESR} \le 5,000)$

c. Type C = $(5,000 < \text{capacitance} \times \text{ESR} \le 10,000)$



TurboTrans™ Technology

TurboTrans technology is a feature introduced in the T2 generation of the PTH/PTV family of power modules. TurboTrans optimizes the transient response of the regulator with added external capacitance using a single external resistor. Benefits of this technology include reduced output capacitance, minimized output voltage deviation following a load transient, and enhanced stability when using ultra-low ESR output capacitors. The amount of output capacitance required to meet a target output voltage deviation is reduced with TurboTrans activated. Likewise, for a given amount of output capacitance, with TurboTrans engaged, the amplitude of the voltage deviation following a load transient will be reduced. Applications requiring tight transient voltage tolerances and minimized capacitor footprint area will benefit greatly from this technology.

TurboTrans™ Selection

Utilizing TurboTrans requires connecting a resistor, R_{TT} , between the +Sense pin (pin6) and the TurboTrans pin (pin9). The value of the resistor directly corresponds to the amount of output capacitance required. All T2 products require a minimum value of output capacitance. For the PTH04T240F, the minimum required capacitance is $1000\mu F$. When using TurboTrans, capacitors with a capacitance × ESR product below $10,000~\mu F$ × m Ω are required. (Multiply the capacitance (in μF) by the ESR (in m Ω) to determine the capacitance × ESR product.) See the *Capacitor Selection* section of the datasheet for a variety of capacitors that meet this criteria.

Figure 10 thru Figure 13 show the amount of output capacitance required to meet a desired transient voltage deviation with and without TurboTrans for two capacitor types; TypeB (e.g. polymer-tantalum) and TypeC (e.g. OS-CON). To calculate the proper value of R_{TT} , first determine the required transient voltage deviation limits and magnitude of the transient load step. Next, determine what type of output capacitors will be used. (If more than one type of output capacitor is used, select the capacitor type that makes up the majority of your total output capacitance.) Knowing this information, use the chart in Figure 10 through Figure 13 that corresponds to the capacitor type selected. To use the chart, begin by dividing the maximum voltage deviation limit (in mV) by the magnitude of your load step (in amperes). This gives a mV/A value. Find this value on the Y-axis of the appropriate chart. Read across the graph to the 'With TurboTrans' plot. From this point, read down to the X-axis which lists the minimum required capacitance, $C_{\rm O}$, to meet that transient voltage deviation. The required $R_{\rm TT}$ resistor value can then be calculated using the equation or selected from the TurboTrans table. The TurboTrans tables include both the required output capacitance and the corresponding $R_{\rm TT}$ values to meet several values of transient voltage deviation for 25%(2.5A), 50%(5A), and 75%(7.5A) output load steps.


The chart can also be used to determine the achievable transient voltage deviation for a given amount of output capacitance. By selecting the amount of output capacitance along the X-axis, reading up to the desired *'With TurboTrans'* curve, and then over to the Y-axis, gives the transient voltage deviation limit for that value of output capacitance. The required R_{TT} resistor value can be calculated using the equation or selected from the TurboTrans table.

As an example, consider a 5-V application requiring a 15 mV deviation during an 3A load transient. A majority of $330\mu F$, $10~m\Omega$ output capacitors will be used. Use the 5-V, Type B capacitor chart, Figure 10. Dividing 15mV by 3A gives 5mV/A transient voltage deviation per ampere of transient load step. Select 5mV/A on the Y-axis and read across to the 'With TurboTrans' plot. Following this point down to the X-axis gives a minimum required output capacitance of approximately $1900\mu F$. The required R_{TT} resistor value for $1900\mu F$ can then be calculated or selected from Table 4. The required R_{TT} resistor is approximately $27.4k\Omega$.

Copyright © 2008–2009, Texas Instruments Incorporated



PTH04T240F Type B Capacitors



20 **3.3-V INPUT** 10 9 8 7 Transient - mV/A 6 5 4 3 2 2000 3000 5000 0009 7000 8000 9000 0000 C - Capacitance - μF

Figure 10. Capacitor Type B, 1000 < C(μF)×ESR(mΩ) ≤ 5000 (e.g. Polymer-Tantalum)

Figure 11. Capacitor Type B, $1000 < C(\mu F) \times ESR(m\Omega) \le 5000$ (e.g. Polymer-Tantalum)

Table 4. Type B TurboTrans Co Values and Required RT Selection Table

TRANSIEN	IT VOLTAGE DEVIA	ATION (mV)	5-V IN	IPUT	3.3-V INPUT		
25% load step (2.5 A)	50% load step (5 A)	75% load step (7.5 A)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (kΩ)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (kΩ)	
25	50	75	1000	open	1000	open	
22	44	66	1065	487	1120	261	
20	40	60	1180	169	1230	130	
18	36	54	1300	97.6	1360	80.6	
15	30	45	1580	47.5	1640	42.2	
12	24	36	2000	23.7	2060	22.1	
10	20	30	2400	15.0	2470	13.7	
8	16	24	3020	7.87	3090	7.32	
5	10	5	4900	0.21	5000	short	

R_{TT} Resistor Selection

The TurboTrans resistor value, R_{TT} can be determined from the TurboTrans programming, see Equation 2.

$$R_{TT} = \frac{40 \times \left[1 - \left(C_{O}/5000\right)\right]}{\left[\left(C_{O}/1000\right) - 1\right]} \left(k\Omega\right)$$


(2)

Where C_O is the total output capacitance in μF . C_O values greater than or equal to 5000 μF require R_{TT} to be a short, 0Ω . (R_{TT} results in a negative value when $C_O > 5000 \mu F$).

To ensure stability, a minimum amount of output capacitance is required for a given R_{TT} resistor value. The value of R_{TT} must be calculated using the minimum required output capacitance determined from the capacitor transient response charts above.



PTH04T240F Type C Capacitors






Figure 12. Capacitor Type C, $5000 < C(\mu F) \times ESR(m\Omega) \le 10,000$ (e.g. OS-CON)

Figure 13. Capacitor Type C, $5000 < C(\mu F) \times ESR(m\Omega) \le 10,000$ (e.g. OS-CON)

Table 5. Type C TurboTrans C_O Values and Required R_{TT} Selection Table

TRANSIEN	IT VOLTAGE DEVIA	ATION (mV)	5-V IN	IPUT	3.3-V INPUT		
25% load step (2.5 A)	50% load step (5 A)	75% load step (7.5 A)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (kΩ)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (kΩ)	
25	50	75	1000	open	1000	open	
22	44	66	1150	205	1170	178	
20	40	60	1280	107	1300	97.6	
18	36	54	1440	64.9	1450	63.4	
15	30	45	1750	34.8	1750	34.8	
12	24	36	2250	17.4	2220	18.2	
10	20	30	2740	10.5	2680	11.0	
8	16	24	3500	4.75	3400	5.36	
5	10	5	6900	short	6300	short	

R_{TT} Resistor Selection

The TurboTrans resistor value, R_{TT} can be determined from the TurboTrans programming, see Equation 3.

$$R_{TT} = \frac{40 \times \left[1 - (C_{O}/5000)\right]}{\left[(C_{O}/1000) - 1\right]} (k\Omega)$$
(3)

Where C_O is the total output capacitance in μF . C_O values greater than or equal to 5000 μF require R_{TT} to be a short, 0 Ω . (R_{TT} results in a negative value when $C_O > 5000 \mu F$).

To ensure stability, the value of R_{TT} must be calculated using the minimum required output capacitance determined from the capacitor transient response charts above.






Figure 14. Typical TurboTrans™ Application




Figure 15. Typical TurboTrans Waveforms



UNDERVOLTAGE LOCKOUT (UVLO)

The PTH04T240F power modules incorporate an input undervoltage lockout (UVLO). The UVLO feature prevents the operation of the module until there is sufficient input voltage to produce a valid output voltage. This enables the module to provide a clean, monotonic powerup for the load circuit, and also limits the magnitude of current drawn from the regulator input source during the power-up sequence.

The UVLO characteristic is defined by the ON threshold (V_{THD}) voltage. Below the ON threshold, the Inhibit control is overridden, and the module does not produce an output. The hysteresis voltage, which is the difference between the ON and OFF threshold voltages, is set at 500 mV. The hysteresis prevents start-up oscillations, which can occur if the input voltage droops slightly when the module begins drawing current from the input source.

The UVLO feature of the PTH04T240F module allows for limited adjustment of the *ON* threshold voltage. The adjustment is made via the *Inhbit/UVLO Prog* control pin (pin 11) using a single resistor (see Figure 16). When pin 11 is left open circuit, the *ON* threshold voltage is internally set to the 1.95-V default value. The *ON* threshold might need to be raised if the module is powered from a tightly regulated 5-V bus. Adjusting the threshold prevents the module from operating if the input bus fails to completely rise to its specified regulation voltage.

Equation 4 determines the value of R_{UVLO} required to adjust V_{THD} to a new value. The default value is 1.95 V, and it may be adjusted to a higher value only.

$$R_{\text{UVLO}} = \frac{68.54 - V_{\text{THD}}}{V_{\text{THD}} - 2.07} \text{ k}\Omega$$
(4)

Table 6 lists the standard resistor values for R_{UVLO} for different values of the on-threshold (V_{THD}) voltage.

Table 6. Standard R_{UVLO} values for Various V_{THD} values

$V_{THD}(\lor)$	2.5	3.0	3.5	4.0	4.5
R _{UVLO} (kΩ)	154	71.5	53.6	33.2	26.7




Figure 16. Undervoltage Lockout Adjustment Resistor Placement




Soft-Start Power Up

The Auto-Track feature allows the power-up of multiple PTH/PTV modules to be directly controlled from the Track pin. However in a stand-alone configuration, or when the Auto-Track feature is not being used, the Track pin should be directly connected to the input voltage, V_I (see Figure 17).

When the Track pin is connected to the input voltage the Auto-Track function is permanently disengaged. This allows the module to power up entirely under the control of its internal soft-start circuitry. When power up is under soft-start control, the output voltage rises to the set-point at a quicker and more linear rate.

From the moment a valid input voltage is applied, the soft-start control introduces a short time delay (typically 5 ms–15 ms) before allowing the output voltage to rise.

The output then progressively rises to the module's setpoint voltage. Figure 18 shows the soft-start power-up characteristic of the PTH04T240F operating from a 5-V input bus and configured for a 1.8-V output. The waveforms were measured with a 10-A constant current load and the Auto-Track feature disabled. The initial rise in input current when the input voltage first starts to rise is the charge current drawn by the input capacitors. Power-up is complete within 30 ms.






Figure 17. Defeating the Auto-Track Function

Figure 18. Power-Up Waveform




On/Off Inhibit

For applications requiring output voltage on/off control, the PTH04T240F incorporates an Inhibit control pin. The inhibit feature can be used wherever there is a requirement for the output voltage from the regulator to be turned off. The power modules function normally when the Inhibit pin is left open-circuit, providing a regulated output whenever a valid source voltage is connected to V_I with respect to GND.

Figure 19 shows the typical application of the inhibit function. Note the discrete transistor (Q1). The Inhibit input has its own internal pull-up. An external pull-up resistor should never be used with the inhibit pin. The input is not compatible with TTL logic devices. An open-collector (or open-drain) discrete transistor is recommended for control.

Turning Q1 on applies a low voltage to the Inhibit control pin and disables the output of the module. If Q1 is then turned off, the module executes a soft-start power-up sequence. A regulated output voltage is produced within 40 ms. Figure 20 shows the typical rise in both the output voltage and input current, following the turn-off of Q1. The turn off of Q1 corresponds to the rise in the waveform, V_{INH} . The waveforms were measured with a 10-A constant current load.






Figure 19. On/Off Inhibit Control Circuit

Figure 20. Power-Up Response from Inhibit Control



Smart Sync

Smart Sync is a feature that allows multiple power modules to be synchronized to a common frequency. Driving the Smart Sync pins with an external oscillator set to the desired frequency, synchronizes all connected modules to the selected frequency. The synchronization frequency can be higher or lower than the nominal switching frequency of the modules within the range of 240 kHz to 400 kHz (see *Electrical Specifications* table for synchronization limits). Synchronizing modules powered from the same bus, eliminates beat frequencies reflected back to the input supply, and also reduces EMI filtering requirements. Eliminating the low beat frequencies (usually < 10 kHz) allows the EMI filter to be designed to attenuate only the synchronization frequency. Power modules can also be synchronized out of phase to minimize source current loading and minimize input capacitance requirements. Figure 21 shows a standard circuit with two modules syncronized 180° out of phase using a D flip-flop.




Figure 21. Smart Sync Schematic

www.ti.com

Overcurrent Protection

For protection against load faults, all modules incorporate output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, the module periodically attempts to recover by initiating a soft-start power-up. This is described as a *hiccup* mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation.

Overtemperature Protection (OTP)

A thermal shutdown mechanism protects the module's internal circuitry against excessively high temperatures. A rise in the internal temperature may be the result of a drop in airflow, or a high ambient temperature. If the internal temperature exceeds the OTP threshold, the module's Inhibit control is internally pulled low. This turns the output off. The output voltage drops as the external output capacitors are discharged by the load circuit. The recovery is automatic, and begins with a soft-start power up. It occurs when the sensed temperature decreases by about 10°C below the trip point.

The overtemperature protection is a last resort mechanism to prevent thermal stress to the regulator. Operation at or close to the thermal shutdown temperature is not recommended and reduces the long-term reliability of the module. Always operate the regulator within the specified safe operating area (SOA) limits for the worst-case conditions of ambient temperature and airflow.

Differential Output Voltage Remote Sense

Differential remote sense improves the load regulation performance of the module by allowing it to compensate for any IR voltage drop between its output and the load in either the positive or return path. An IR drop is caused by the output current flowing through the small amount of pin and trace resistance. With the sense pins connected, the difference between the voltage measured directly between the V_O and GND pins, and that measured at the Sense pins, is the amount of IR drop being compensated by the regulator. This should be limited to a maximum of 0.3V. Connecting the +Sense (pin 6) to the positive load terminal improves the load regulation at the connection point. For optimal behavior the –Sense (pin 7) must be connected to GND (pin 4) close to the module (within 10 cm).

If the remote sense feature is not used at the load, connect the +Sense pin to V_O (pin5) and connect the -Sense pin to the module GND (pin 4).

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the remote sense connection they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.

Copyright © 2008–2009, Texas Instruments Incorporated



Auto-Track™ Function

The Auto-Track function is unique to the PTH/PTV family, and is available with all POLA products. Auto-Track was designed to simplify the amount of circuitry required to make the output voltage from each module power up and power down in sequence. The sequencing of two or more supply voltages during power up is a common requirement for complex mixed-signal applications that use dual-voltage VLSI ICs such as the TMS320™ DSP family, microprocessors, and ASICs.

How Auto-Track™ Works

Auto-Track works by forcing the module output voltage to follow a voltage presented at the *Track* control pin ⁽¹⁾. This control range is limited to between 0 V and the module set-point voltage. Once the track-pin voltage is raised above the set-point voltage, the module output remains at its set-point ⁽²⁾. As an example, if the *Track* pin of a 2.5-V regulator is at 1 V, the regulated output is 1 V. If the voltage at the *Track* pin rises to 3 V, the regulated output does not go higher than 2.5 V.

When under Auto-Track control, the regulated output from the module follows the voltage at its *Track* pin on a volt-for-volt basis. By connecting the *Track* pin of a number of these modules together, the output voltages follow a common signal during power up and power down. The control signal can be an externally generated master ramp waveform, or the output voltage from another power supply circuit ⁽³⁾. For convenience, the *Track* input incorporates an internal RC-charge circuit. This operates off the module input voltage to produce a suitable rising waveform at power up.

Typical Application

The basic implementation of Auto-Track allows for simultaneous voltage sequencing of a number of Auto-Track compliant modules. Connecting the *Track* inputs of two or more modules forces their track input to follow the same collective RC-ramp waveform, and allows their power-up sequence to be coordinated from a common Track control signal. This can be an open-collector (or open-drain) device, such as a power-up reset voltage supervisor IC. See U3 in Figure 22.

To coordinate a power-up sequence, the Track control must first be pulled to ground potential. This should be done at or before input power is applied to the modules. The ground signal should be maintained for at least 20 ms after input power has been applied. This brief period gives the modules time to complete their internal soft-start initialization ⁽⁴⁾, enabling them to produce an output voltage. A low-cost supply voltage supervisor IC, that includes a built-in time delay, is an ideal component for automatically controlling the Track inputs at power up.

Figure 22 shows how a TPS3808 supply voltage supervisor IC (U3) can be used to coordinate the sequenced power up of 5-V PTH modules. The output of the TPS3808 supervisor becomes active above an input voltage of 0.8 V, enabling it to assert a ground signal to the common track control well before the input voltage has reached the module's undervoltage lockout threshold. The ground signal is maintained until approximately 27ms after the input voltage has risen above U3's voltage threshold, which is 4.65V. The 27-ms time period is controlled by the capacitor C3. The value of 4700pF provides sufficient time delay for the modules to complete their internal soft-start initialization. The output voltage of each module remains at zero until the track control voltage is allowed to rise. When U3 removes the ground signal, the track control voltage automatically rises. This causes the output voltage of each module to rise simultaneously with the other modules, until each reaches its respective set-point voltage.

Figure 23 shows the output voltage waveforms after input voltage is applied to the circuit. The waveforms, V_O1 and V_O2 , represent the output voltages from the two power modules, U1 (3.3 V) and U2 (1.8 V), respectively. V_{TRK} , V_O1 , and V_O2 are shown rising together to produce the desired simultaneous power-up characteristic.

The same circuit also provides a power-down sequence. When the input voltage falls below U3's voltage threshold, the ground signal is re-applied to the common track control. This pulls the track inputs to zero volts, forcing the output of each module to follow, as shown in Figure 24. Power down is normally complete before the input voltage has fallen below the modules' undervoltage lockout. This is an important constraint. Once the modules recognize that an input voltage is no longer present, their outputs can no longer follow the voltage applied at their track input. During a power-down sequence, the fall in the output voltage from the modules is limited by the Auto-Track slew rate capability.



Notes on Use of Auto-Track™

- 1. The *Track* pin voltage must be allowed to rise above the module set-point voltage before the module regulates at its adjusted set-point voltage.
- 2. The Auto-Track function tracks almost any voltage ramp during power up, and is compatible with ramp speeds of up to 1 V/ms.
- 3. The absolute maximum voltage that may be applied to the *Track* pin is the input voltage V_I.
- 4. The module cannot follow a voltage at its track control input until it has completed its soft-start initialization. This takes about 20 ms from the time that a valid voltage has been applied to its input. During this period, it is recommended that the *Track* pin be held at ground potential.
- 5. The Auto-Track function is disabled by connecting the *Track* pin to the input voltage (V_I). When Auto-Track is disabled, the output voltage rises according to its softstart rate after input power has been applied.
- 6. The Auto-Track pin should never be used to regulate the module's output voltage for long-term, steady-state operation.




Figure 22. Sequenced Power Up and Power Down Using Auto-Track






Figure 23. Simultaneous Power Up With Auto-Track Control




Figure 24. Simultaneous Power Down With Auto-Track Control

Prebias Startup Capability

A prebias startup condition occurs as a result of an external voltage being present at the output of a power module prior to its output becoming active. This often occurs in complex digital systems when current from another power source is backfed through a dual-supply logic component, such as an FPGA or ASIC. Another path might be via clamp diodes as part of a dual-supply power-up sequencing arrangement. A prebias can cause problems with power modules that incorporate synchronous rectifiers. This is because under most operating conditions, these types of modules can sink as well as source output current.

The PTH family of power modules incorporate synchronous rectifiers, but does not sink current during startup⁽¹⁾, or whenever the Inhibit pin is held low. However, to ensure satisfactory operation of this function, certain conditions must be maintained⁽²⁾. Figure 25 shows an application demonstrating the prebias startup capability. The startup waveforms are shown in Figure 26. Note that the output current (I_O) is negligible until the output voltage rises above the voltage backfed through the intrinsic diodes.

The prebias start-up feature is not compatible with Auto-Track. When the module is under Auto-Track control, it sinks current if the output voltage is below that of a back-feeding source. To ensure a pre-bias hold-off one of two approaches must be followed when input power is applied to the module. The Auto-Track function must either be disabled⁽³⁾, or the module's output held off (for at least 50 ms) using the Inhibit pin. Either approach ensures that the Track pin voltage is above the set-point voltage at start up.

- 1. Startup includes the short delay (approximately 10 ms) prior to the output voltage rising, followed by the rise of the output voltage under the module's internal soft-start control. Startup is complete when the output voltage has risen to either the set-point voltage or the voltage at the Track pin, whichever is lowest.
- 2. To ensure that the regulator does not sink current when power is first applied (even with a ground signal applied to the Inhibit control pin), the input voltage must always be greater than the output voltage *throughout* the power-up and power-down sequence.
- 3. The Auto-Track function can be disabled at power up by immediately applying a voltage to the module's Track pin that is greater than its set-point voltage. This can be easily accomplished by connecting the Track pin to V_I.






Figure 25. Application Circuit Demonstrating Prebias Startup





Figure 26. Prebias Startup Waveforms




TAPE AND REEL





TRAY







27-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTH04T240FAD	ACTIVE	Through- Hole Module	EAY	11	49	RoHS (In Work) & Green (In Work)	SN	N / A for Pkg Type	-40 to 85		Samples
PTH04T240FAS	ACTIVE	Surface Mount Module	EAZ	11	49	RoHS (In Work) & Green (In Work)	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTH04T240FAZ	ACTIVE	Surface Mount Module	BAZ	11	49	RoHS (In Work) & Green (In Work)	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples
PTH04T240FAZT	ACTIVE	Surface Mount Module	BAZ	11	250	RoHS (In Work) & Green (In Work)	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

27-Apr-2017

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

EAZ (R-PDSS-B11) DOUBLE SIDED MODULE 0.870 (22,10) 0.351 (8,91) 0.060 MAX. 0.125 (3,17) (1,52)0.625 (15,87) See Note J **ð** 1 **Ó** 11 10**©** 0.100 (2,54) Solder Ball 5 Places 0.200 9 Ø0.040 (1,02) (5,08)11 Places See Note I. 80 **•** 2 0.620 (15,75)70 60 5**0 O** 3 0.060 -0.400 (10,16)-(1,52)SIDE VIEW TOP VIEW 0.910 (23,11) 0.080 (2,03)0.625 (15,87) (3,17)Lowest Component 0.010 MIN. Note E (0,25)0.100 (2,54) Bottom side 0.200 5 Places Clearance (5,08)0.660 (16,76)Host Board Ø0.085 (2,16) Min. 11 Places 0.080 -0.400 (10,16)-0.328 (8,33) See Note F, G & H (2,03)MAX. PC LAYOUT 4208151/B 10/07


NOTES: A. All linear dimensions are in inches (mm).

- B. This drawing is subject to change without notice.
- C. 2 place decimals are ± 0.030 (± 0.76 mm).
- D. 3 place decimals are ± 0.010 (± 0.25 mm).
- E. Recommended keep out area for user components.
- F. Power pin connection should utilize two or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16). Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- I. All pins: Material Copper Alloy

Finish — Tin (100%) over Nickel plate Solder Ball — See product data sheet.

J. Dimension prior to reflow solder.





NOTES:

- All linear dimensions are in inches (mm).
- This drawing is subject to change without notice.
- C. 2 place decimals are ± 0.030 (± 0.76 mm). D. 3 place decimals are ± 0.010 (± 0.25 mm).
- E. Recommended keep out area for user components.
- F. Pins are 0.040" (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
- G. All pins: Material Copper Alloy Finish - Tin (100%) over Nickel plate



BAZ (R-PDSS-B11) DOUBLE SIDED MODULE 0.870 (22,10) 0.351 (8,91) 0.060 MAX. 0.125 (3,17) (1,52)0.625 (15,87) See Note J **ð** 1 **Ó** 11 10**©** 0.100 (2,54) Solder Ball 5 Places 0.200 9 Ø0.040 (1,02) (5,08)11 Places See Note I. 80 **•** 2 0.620 (15,75)70 60 5**0 O** 3 0.060 -0.400 (10,16)-(1,52)SIDE VIEW TOP VIEW 0.910 (23,11) 0.080 (2,03)0.625 (15,87) (3,17)Lowest Component 0.010 MIN. Note E (0,25)0.100 (2,54) Bottom side 0.200 5 Places Clearance (5,08)0.660 (16,76)Host Board Ø0.085 (2,16) Min. 11 Places 0.080 -0.400 (10,16)-0.328 (8,33) See Note F, G & H (2,03)MAX. PC LAYOUT 4208152/B 10/07

NOTES: A. All linear dimensions are in inches (mm).

- B. This drawing is subject to change without notice.
- C. 2 place decimals are $\pm 0.030 \ (\pm 0.76 \text{mm})$.
- D. 3 place decimals are ± 0.010 (± 0.25 mm).
- E. Recommended keep out area for user components.
- F. Power pin connection should utilize two or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16).
 Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- I. This is a lead—free solder ball design.
 Finish: Tin (100%) over Nickel plate
 Solder ball: 96.5 Sn/3.0 Ag/0.5 Cu
- J. Dimension prior to reflow solder.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.