

# DS3184DK Quad ATM/Packet PHYs for DS3/E3/STS-1 with Built-In LIU Demo Kit

## www.maxim-ic.com

## **GENERAL DESCRIPTION**

The DS3184DK is an easy-to-use demo kit for the DS3184. A surface-mounted DS3184 and careful layout of the analog signal traces provide maximum signal integrity to demonstrate the transmit and receive capabilities of the DS3184. On-board Dallas microcontroller 8051-compatible and included software give point-and-click access to configuration and status registers from a personal computer. General-purpose LEDs on the board can easily be configured to indicate various alarm conditions for all four ports. The board provides eight BNC connectors for the line-side transmit and receive differential pairs, two 140-pin connectors for system interface signals, and two FPGAs to support overhead functions. All LEDs and connectors are clearly labeled with silkscreening to identify associated signals.

## **DEMO KIT CONTENTS**

DS3184DK Board CD-ROM

ChipView Software DS3184 Definition Files DS3184DK Data Sheet DS3184 Data Sheet


## ORDERING INFORMATION

PART	DESCRIPTION
DS3184DK	Demo Kit for the DS3184

## **FEATURES**

- Soldered DS3184 for Best Signal Integrity
- BNC Connectors, Transformers, and Termination Passives for All Four LIUs
- Careful Layout for Analog Signal Paths
- Equipment-Side Connector for External Data Source/Sink or System Side Loopback
- On-Board DS3, E3, and STS-1 Crystal Oscillators
- DS3184 Configured for CPU Bus Operation for Complete Control Over the Device
- On-Board Dallas Microcontroller and Included Software Provide Point-and-Click Access to the DS3184 Register Set
- General-Purpose LEDs can be Configured for Various Alarm Conditions
- Banana Jack Connectors for V<sub>DD</sub> and GND Support Use of Lab Power Supplies
- Separate DS3184 V<sub>DD</sub> to Allow I<sub>DD</sub> Measurements
- Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs

#### DS3184 DEMO KIT BOARD



1 of 23 REV: 060106

## **COMPONENT LIST**

DESIGNATION QTY		DESCRIPTION	MANUFACTURER	PART
C1, C2, C12, C13, C14, C18, C19, C44, C54, C57, C65, C69, C70, C74, C75		$10\mu F$ $\pm 20\%$ , $10V$ ceramic capacitors (1206)	Panasonic	ECJ-3YB1A106M
C3–C7, C9, C10, C11, C20, C21, C24–C38, C46, C47, C58–C64, C66, C67, C68, C76–C87, C95, C98, C100, C102, C109–C137		0.1μF ±20%, 16V X7R ceramic capacitors	AVX	0603YC104MAT
C8, C15, C39, C40	4	4.7μF ±10%, 25V X5R ceramic capacitors	Panasonic	ECJ-3YB1E475K
C16, C17, C41, C42	4	6.8μF 10%, 6.3V X5R ceramic capacitors (1206)	Panasonic	ECJ-3YB0J685K
C22, C23	2	22pF ±5%, 25V NPO ceramic capacitors	AVX	06033A220JAT
C43, C103	2	68μF ±20%, 16V tantalum capacitors (D case)	Panasonic	ECS-T1CD686R
D1	1	Diode, 1A, 50V, general-purpose silicon	General Semiconductor	1N4001
DS1, DS10	2	Green SMD LEDs	Panasonic	LN1351C
DS2-DS9	8	Red SMD LEDs	Panasonic	LN1251C
DS21	1	Red SMD LED	Panasonic	LN1251C
J1, J4	2	Sockets, banana plug, horizontal, red	Mouser (distributor)	164-6219
J2, J3	2	Plugs, SMD, 140-pin, 0.8mm, 2-row vertical	AMP	179031-6
J5	1	Socket, banana plug, horizontal, black	Mouser (distributor)	164-6218
J6, J8, J10, J12	4	BNC connectors 75Ω, vertical, 5-pin	Cambridge	CP-BNCPC-004
J7, J9, J11, J13	4	Connector, BNC, 75 ohm, right angle, 5-pin	Trompeter	UCBJR220
J14	1	Amphenol, right-angle BNC	Amphenol	31-5431
J15–J18	4	Terminal strip, 16-pin, dual-row, vertical	Samtec	TSW-108-07-T-D
J21	1	Connector, DB9, right-angle, long case	AMP	747459-1
J25	1	Terminal strip, 10-pin, dual-row, vertical	_	_
JMP1, JMP2, JMP15	3	2-pin header, 0.100 centers, vertical	Samtec	TSW-102-07-T-S
JMP3–JMP6, JMP11–JMP14, JMP16, JMP17, JMP18, JMP23– JMP26	15	3-pin header, 0.100 centers, vertical	Samtec	TSW-103-07-T-S
JMP7–JMP10, JMP19–JMP22	8	Do not place, open 2 pin TH jumper	_	_
R1, R2, R3, R16– R19, R36–R39, R41–R51, R53– R59, R61–R68, R229–R231, R244	41	$0Ω \pm 1\%$ , 1/16W resistors (0603)	AVX	CJ10-000F
R4, R146, R147, R148, R158, R159, R160	7	Resistors (0603) Do not populate	_	_
R5, R8–15, R92, R93, R95, R161, R270–R285, R313– R320	37	10kΩ $\pm$ 5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ103V


DESIGNATION QTY		DESCRIPTION	MANUFACTURER	PART
R6, R7, R28–R35, R77–R91, R94, R96–R145, R149– R157, R162–R228, R233–R240, R255– R266, R305–R312, R321–R329	189	$33\Omega$ ±5%, 1/16W resistors (0603)		ERJ-3GEYJ330V
R20-R27, R69-R76	16	$332Ω \pm 1\%$ , 1/16W resistors (0603)	Panasonic	ERJ-3EKF3320V
R52, R246–R254	10	$330\Omega \pm 5\%$ , 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ331V
R232	1	51.1Ω ±1%, 1/16W resistor (0603)	Panasonic	ERJ-3EKF51R1V
R241	1	3.3kΩ ±5%, 1/16W resistor (0603)	Panasonic	ERJ-3GEYJ332V
R242, R243, R245, R267, R268, R269	6	4.7kΩ ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ472V
R286-R304, R330	20	100 $\Omega$ ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ101V
SW5	1	Switch, momentary, 4-pin, single pole	Panasonic	EVQPAE04M
T1, T2 2		Octal T3/E3 transformers, 1 to 2, SMD 32-pin	Pulse Engineering	T3049
TP3–TP10, TP17, TP21–TP32, TP70 22		Test points, 1 plated hole, do not stuff	_	_
U1 1		Quad ATM/Packet PHYs for DS3\E3\STS1 with built-in LIU (400-pin CSBGA)	Dallas Semiconductor	DS3184
U2	1	Quad DS3/E3/STS1 LIU (144-pin CSBGA)	Dallas Semiconductor	DS3154
U3	1	Dual RS-232 transmitter/receiver (16-pin SO, 300 mils)	Dallas Semiconductor	DS232AS
U4, U5, U6, U10, U11, U12	6	IC, 3.3V octal buffer/driver (20-pin narrow SOP)	Texas Instruments	SN74ALVC244NSR
U8	1	IC, 3-line to 8-line decoder/demultiplexer (16-pin SOIC)	Texas Instruments	SN74HC138NSR
U9 1		Microprocessor voltage monitor, 3.08V reset (4-pin SOT143)	Maxim	MAX811TEUS-T
U13 1		IC, TinyLogic ultra-high-speed 2-input exclusive-OR gate (5-pin SOT23)	Fairchild	NC7SZ86M5
U14	1	Microprocessor voltage monitor, 4.38V reset (4-pin SOT143)	Maxim	MAX812MEUS-T
U17	1	Microprocessor reset circuit, 3.08V reset (3-pin SC70)	Maxim	MAX803TEXR-T
U18–U25, U41–U46	14	IC, TinyLogic ultra-high-speed 2-input OR gate (5-pin SOT23)	Fairchild	NC7SZ32M5
U26, U27, U29	3	3.3V linear regulator (16-pin TSSOP-EP)	Maxim	MAX1793EUE-33
U28	1	IC, Xilinx platform flash in-system-programmable config PROM (20-pin TSSOP)	Xilinx	XCF04SVO20C
U30	1	1.8V linear regulator (16-pin TSSOP-EP)	Maxim	MAX1793EUE-18
U31	1	IC, hex inverter, SOIC	Toshiba	TC74HC04AFN

DESIGNATION	QTY	DESCRIPTION	MANUFACTURER	PART
U32, U33, U34	3	IC, 5.0V octal buffer/driver (20-pin narrow SOIC)	Texas Instruments	SN74HC244NSR
U40	1	High-speed microcontroller (44-pin TQFP)	Dallas Semiconductor	DS87C520-ECL
U50, U51	2	IC, Xilinx Spartan 100k gate, 1.8V FPGA (144-pin TQFP)	Xilinx	XC2S100E-6TQ144C
Y1	1	11.0592MHz low-profile crystal	Pletronics	LP49-33-11.0592M
Y2	1	3.3V, 34.368MHz oscillator	Saronix	NTH089AA3-34.368
Y4	1	3.3V, 44.736MHz oscillator	Saronix	NTH089AA3-44.736
Y3	1	3.3V, 51.840MHz oscillator	Saronix	NTH089AA3-51.840

## **BOARD FLOOR PLAN**

Figure 1 shows the floor plan of the DS3184DK. The DS3184 is near the center of the board. The analog circuitry is on the right side of the board, which includes transformers and BNC connectors. There is an optional external LIU (DS3154) that can be used in certain configurations. Located one above and one below of the DS3184 are two FPGAs that, along with headers, provide access to the overhead signals. The microprocessor is on the left top of the board, clock distribution is in the left center, and system interface is at the left bottom. General-purpose LEDs, which are driven by configurable outputs, are located at the top of the board. In the upper-left corner are banana jacks for ground, 5V (regulated to provide board  $V_{DD}$ ), and a separate DS3184  $V_{DD}$  (useful for DS3184  $I_{DD}$  measurements). There are connectors provided for the serial interface to the microprocessor and the JTAG chain. The board also contains DS3, E3, and STS1 oscillators and the necessary jumpers to configure both the DS3184 and the DS3154 clocking.

Figure 1. Board Floor Plan




## **CLOCK JUMPERS**

Jumper JMP16 (middle left of board) selects the clock source (external BNC or on-board oscillator) for both CLKA and the system clocks on the DS3184. Jumpers JMP17, JMP18, and JMP23 select the source of the clocks to the external LIU (DS3154), which can be on-board oscillators or a CLAD output of the DS3184. Jumpers JMP24, JMP25, and JMP26 select the specific CLAD output to be connected to the LIU clock inputs on the DS3154.

## LINE-SIDE CONNECTIONS

The DS3184DK implements the transmit (Tx) and receive (Rx) line interface networks recommended in the DS3184 data sheet and shown in <u>Figure 2</u>. The BNC connectors for LIU1 are labeled TX1 and RX1. The BNC connectors for LIU2 are labeled TX2 and RX2. The BNC connectors for LIU3 are labeled TX3 and RX3. The BNC connectors for LIU4 are labeled TX4 and RX4.

Figure 2. Line-Side Circuitry



## SYSTEM CONNECTOR

Two 140-pin connectors at the lower left of the board provide access to the DS3184 system interface pins. The connector labeled J2 supports the receive signals and J3 supports the transmit. There are ground pins spread over both connectors to maintain a low-impedance connection to interface boards. All the interface pins that are driven by the DK are series terminated at the driver to maintain signal integrity. Receive pins are looped back to transmit pins automatically when no interface board is connected via high-speed buffers. When an interface board is attached to the DK, the buffers are tri-stated.

## MICROCONTROLLER

The DS87C520 microcontroller has factory-installed firmware in on-chip nonvolatile memory. This firmware translates memory access requests from the RS-232 serial port into register accesses on the DS3184. When the microcontroller starts up it turns on DS1, a green LED, to indicate that the controller is working correctly.

## POWER-SUPPLY CONNECTORS

Connect a 5.0V power supply with a current rating of at least 1 amp across the red J1 and black J5 (GND) banana jacks for normal operation. Banana jack J4 accommodates DS3184 IDD measurements. This is accomplished by disconnecting the DS3184 VDD connections from the board VDD by removing jumpers 19, 20, 21, and 22. Diode

D1 provides protection against power connection reversal. The LED DS21 provides indications that a 5V supply is connected properly. The 5V supply is regulated to supply proper voltages to various circuits on the board.

## **CONNECTING TO A COMPUTER**

Connect a standard DB-9 serial cable between the serial port on the DS3184DK and an available serial port on the host computer. The host computer must be a Windows®-based PC. Be sure the cable is a standard straight-through cable rather than a null-modem cable. Null-modem cables prevent proper operation.

## INSTALLING AND RUNNING THE SOFTWARE

ChipView is a general-purpose program that supports a number of Dallas Semiconductor demo kits. To install the ChipView software, run SETUP.EXE from the disk included in the DS3184DK box or from the zip file downloadable on our website at <a href="https://www.maxim-ic.com/DS3184DK">www.maxim-ic.com/DS3184DK</a>.

After installation, run the ChipView program with the DS3184DK board powered up and connected to the PC. If the default installation options were used, one easy way to run ChipView is to click the **Start** button on the Windows toolbar and select Programs—ChipView—ChipView. In the opening screen, click the **Register View** button. (The **Demo** and **Terminal** buttons are not supported for the DS3184DK.) Select the correct serial port in the *Port Selection* dialog box, then click OK.

Next, the *Definition File Assignment* window appears. This window has subwindows to select definition files for up to four separate boards on other Dallas evaluation platforms. Because ChipView is communicating with the DS3184DK, only one subwindow is active. In the active subwindow, select the **DS3184.DEF** definition file from the list shown, or browse to find it in another directory. Press the **Continue** button.

After selecting the definition file, the main part of the ChipView window displays the DS3184's register map (described in the DS3184 data sheet). To select a register, click on it in the register map. When a register is selected, the full name of the register and its bit map are displayed at the bottom of the ChipView window. Bits that are logic 0 are displayed in white, while bits that are logic 1 are displayed in green.

The ChipView software supports the following actions:

- Toggle a bit. Select the register in the register map and then click the bit in the bit map.
- Write a register. Select the register, click the Write button, and enter the value to be written.
- Write all registers. Click the Write All button and enter the value to be written.
- Read a register. Select the register in the register map and click the Read button.
- Read all registers. Click the Read All button.

Windows is a registered trademark of Microsoft Corp.

## **BASIC DS3184DK CONFIGURATION**

The following example DS3 configuration provides a quick start to using the DS3184DK. The DS3184 and the DS3184DK can be configured in many other ways. To set up other configurations, refer to Section 9 of the DS3184 data sheet and other sections of this data sheet.

The following configuration supports port 1 only. The same directions apply for additional ports using the DEF files that support the specific port.

- Connect 5V between J1 and J5 and verify that jumpers 19 through 22 are installed. Verify LEDs DS1 and DS21 are on. Connect 75Ω coaxial cables to connectors J6 (Rx) and J7 (Tx). Verify J3 and J4 jumpers are set to the 84 position.
- Connect the serial port of a computer to J21. Run the ChipView application and load the definition file named ds3184.def provided with the kit.

The following registers in the DS3184 need to be configured. For ChipView-specific help, review the ChipView manual.

Select "ds3184.def slot 0" from the "DEF File Selection" Menu

Click Read All

Put DS3184 in known condition with all registers set to their default value by initiating a Global Reset

SET GCR1L.RST
CLEAR GCR1L.RST
CLEAR GCR1L.RSTDP

clear data path resets

Note: To configure all 4 ports simultaneously, set GCR1U.GWRM.

SET GCR1U.SIW[1:0] = 01 16 bit system interface SET GCR1U.SIM[1:0] = 11 POS PHY L3

Note: UTOPIA L2 is the default setting: GCR1U.SIM[1:0] = 00

## Configure internal CLAD

Note: The following CLAD configuration requires a DS3 clock applied to CLKA (CLKB and CLKC are driven low).

See CLAD table in DS318x data sheet for other configurations

CLEAR GCR2L.CLAD3
SET GCR2L.CLAD2
CLEAR GCR2L.CLAD1
CLEAR GCR2L.CLAD0

Select "ports.def slot 0" from the "DEF File Selection" Menu

Click Read All

CLEAR	PCR1L.RSTDP	normal operation
CLEAR	PCR1L.PD	
SET	PCR1U.PAIS2	disable payload AIS
SET	PCR1U.PAIS1	
SET	PCR1U.PAIS0	
SET	PCR1U.LAIS1	disable line AIS
SET	PCR1ULAISO	

## Configure the Framer and LIU

## For DS3 C-bit format (default mode)

CLEAR	PCR2L.FM5
CLEAR	PCR2L.FM4
CLEAR	PCR2L.FM3
CLEAR	PCR2L.FM2
CLEAR	PCR2L.FM1
CLEAR	PCR2L.FM0

SET PCR2U.LM0 LIU on, No JA SET PCR2U.LM1 JA on in RX path

Select "FIFO ALL.def slot 0" from the "DEF File Selection" Menu

## Click Read All

```
CLEAR TCR.TFRST – do this for all 4 ports
CLEAR RCR.RFRST – do this for all 4 ports
```

```
SET TPACL of Port 1 = 0x00 (default setting)
SET RPACL of Port 1 = 0x00 (default setting)
```

```
SET TPACL of Port 2 = 0x01
SET RPACL of Port 2 = 0x01
```

SET TPACL of Port 3 = 0x02SET RPACL of Port 3 = 0x02

SET TPACL of Port 4 = 0x03SET RPACL of Port 4 = 0x03

```
SET RLCRU of Port 1 = 0x08 - set receive FIFO almost empty level 
SET TLCRU of Port 1 = 0x10 (default) - set transmit FIFO almost empty level
```

## PC BOARD LAYOUT RECOMMENDATIONS

Standard high-speed layout guidelines should be observed when designing a PC board to support the DS3184. The DS3184 should have a low-impedance power supply path that is accomplished with an appropriate decoupling scheme. Decoupling capacitors should be connected directly to the planes with minimal trace length. Surface-mount ceramic capacitors should be used with one  $0.1\mu\text{F}$  per power pin to provide adequate decoupling. Bulk capacitors of the higher capacitance tantalum type should be used near the power-supply connections to provide low-frequency decoupling. All high-speed connections to the DS3184 should be designed with controlled impedance and proper terminations to prevent reflections. The differential connections to the primary or system side of the transformer should be short traces from the DS3184 run together with respect to differential pairs. The connections on the secondary or network side of the transformers should be  $75\Omega$  controlled impedance traces.

## **DS3184 INFORMATION**

The DS3184 Quick View page on our website has the latest DS3184 data sheet, application notes, and downloads. Go to www.maxim-ic.com/DS3184.

## **DS3184DK INFORMATION**


The DS3184DK Quick View page on our website has the latest DS3184DK data sheet, ChipView software updates, and downloads. Go to <a href="https://www.maxim-ic.com/DS3184DK">www.maxim-ic.com/DS3184DK</a>.


## **TECHNICAL SUPPORT**


For additional technical support, please email your questions to telecom.support@dalsemi.com.


## **SCHEMATICS**


The following 13 pages provide the schematic diagram of the DS3184DK.



















	8	7		6	5	4	3	2		1	
1 [				•		•			R259 3		1
	R203 RCLK1 <u>54 2 M 1</u>	RLCLK1			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				RS0F0 <u>184 1</u> <sub>W</sub>	I	ı
	33 R32	2 TLCLK1		Ы	141 97 A7 98 A6 100 WR 101 102 DONE 102 DONE 102 DINFPGA1	20 10 10 10 10 10	1919 1919 1919 1919 1919 1919 1919 191		RS0F0284 2	1 RS0F02	ı
1.1	R178 33			필용[		A5   A5   A5   A5   A5   A5   A5   A5	2   H   H   H   H   H   H   H   H   H		RS0F0 <u>384 1</u>	2 RS0F03	ı
D	RCLK2 <u>54 1                                   </u>	RLCLK2		29 7 7 8 1	141 197 100 101 103 1124 1105 1105 1105	77 77 77 77 79 882 83	8 8 8 9		RS0F0484 2 W	I	D
	TCLK2 <u>54 33 1 </u>	2 TLCLK2		0 0 0	<u>                                     </u>				R225 3	3 TEATA	ı
	RCLK3 <u>54 1 <sub>1 2</sub> 2</u>	RLCLK3		1-2/IRDY 102-2 2/D3/L9N	105-2 105-2 127-18N-77 109-27-77 109-27-77 1012-2 1012-2 1012-2	130_77 139_77 103_3 103_3 105_3 105_3 37_12P 110_77	10183  BANK3/LIRN 23/D4/LIRP 10133  10143/TRDY		TS0F0 <u>184 1</u>	13	ĺ
	D307	1 TLCLK3		- I 9 6			01 DA		TS0F0284 1 WY	<u>2 TS0</u> F02	ĺ
	R180 33			101.	105-2 106-2/18N-Y 107-2/192-19 109-2/17P 109-2/17P 109-2/17P 101-2/18P 101-2/18P 101-2/18P 101-2/18P	104_3/WEF BANK 104_3/WEF BANK 104_3/WEF BANK 106_3/LIPA 106_3/LIPA 108_3/LIPA 109_3/LIPA	BAN 2-3/		TS0F0384 1	<u>2 TS0</u> F03	ĺ
П	RCLN434 1 M 2	RLCLK4	ТСLКО <u>З</u>	126_ GCK2		3/IN: 02_3 04_3 08_3	П N	<u>55 TC</u> LK01 <u>56 TS</u> ER1	TS0F04 <u>84 2</u>	3 <u>1 TSO</u> F04	Г
	TCLK4 <u>54 33 1 </u>	2 TLCLK4	TOHCLK <u>3</u>		4 6 1 6		m 101_4/DLL/L17P	57TPDENI1	TOHCLK184L	23 <b>I</b>	ĺ
	33		TSOF <u>03</u> TSE <u>R3</u>		E BUK 5 101 2	H BANK 3	103_4/UREF BANK4	58 TOHEN1	R310 3	33	ĺ
	R2Ø5 33		TPDAT3		Ę		IO4_4/L16N_YY	59 TPDAT1	TOHCLK <u>284</u>	,_ I	
С	TCLK0 <u>184 1 2 2 23 33 2 2 23 23 23 23 23 23 23 23 2</u>	TCLK01	TPDEN <u>I3</u>				4 I05_4/L16P_YY	<u>60TPDE</u> NO1 63 TOHMI1	TOHCLK384L_VVV	2 TOHCLK3	С
	TCLK0 <u>284 1 <sub>VVV</sub> 2</u>	TCLK02	TPDEN <u>03</u>	118 107_1/L4N_YY ¥			Y 105_4/L15N_YY	63 TOMMII 64TOHCLKI	R312 3 TOHCLK <u>484</u>	2 TOHCLK4	1
	R183 33 TCLK0 <u>384 12</u>	TCLK03	TOHEN <u>3</u> TOH3		1	.ØØK	道 107_47£15P_17 108_4	87TOHSOF1	RIB9 3	13 I	1
	R184 <sup>°</sup> 33 TCLK04 <u>84 1                                  </u>	TCLK04	TOHSOF <u>3</u>		1	IE 0	IO9_4/VREF BANK4	<u>66</u> TOH1	D2142	2	1
	D10E 22		TOHMI3			J5Ø	1010_4	_116	ROHCLK <u>284</u>	33 I	ı
Н	RCLK0184 1 2 R228 33	RCLK01		113 IO2_1/WRITE*/L5N_YY	XC25E_	_TQ144_U	I011_4/L14N_YY	_68 _69	ROHCLK3842	I	H
	RCLK0 <u>284 1 2</u>	RCLK02		112			I012_4/L14P_YY		R212 3 ROHCLK <u>484</u>	1 ROHCLK4	ĺ
	R187 33 RCLK0 <u>384 1 <sub>VW</sub> 2</u>	RCLK03		40			I01_5/L20N_YY	_38 39	R197 3 RPDAT 1 1 WW	33	1
	R188 33 RCLK04 <u>84 1 <sub>VVV</sub> 2</u>	RCLK04		84_ 109_0			IO2_5/L20P_YY	_39 _75ROHSOF1	R198 3	33	1
В	R215 33	RSER1		140_ IOB_Ø/UREF BANKØ			IO4_5/VREF BANK5	_41	R199 3	33	B
۱٦	RSER184 1 <u>2</u> R208 33	RSER2	RUHSUF <u>3</u> ROH <u>3</u>	96 107_0 138 106_0/L0N_YY			ທ 105_5	<u>42 RS</u> 0F01	RPDAT3 1 R2203	<u>2 RPDAT3</u> 84	١
	RSER284 1 2 R311 33	RSERZ	ROHCLK3				I06_5/L19N_YY	43ROHCLK1	RPDAT41	<u>2 RPDAT4</u> 84	ı
	RSER384 12	RSER3	RPDA <u>T3</u>				Y 107_5/L19P_YY C 108_5/L18N_YY	<u>44                                   </u>	R221 3 TPDAT <u>184 1</u>	3 <u>2 TPD</u> AT1	ĺ
	R192 33 RSER484 1 W 2	RSER4	RS0F03	133_ 103_Ø/L1P_YY	<u>a</u>		M 109-2√L18h-11	48 RPDAT1	R2223 TPDAT284 1	3 I	ĺ
Н	R193 33	TSER184	RPDEN <u>I3</u> RSER3		K BANK 7 K	¥ BANK 6	N L IO10_5/VREF BANK5	49RPDENI1	R34 3	3	$\vdash$
	R194 33			129 GCK3	A DUILLIA L	≚	¥ 1011_5/DLL/L17N	<u>50 TS</u> 0F01	TPDAT384 1	33 <b>I</b>	ĺ
	TSER <u>2 1 2</u>	<u>TSE</u> R284				1013-67-21N-YY 1012-67-21P-YY 1011-6 1010-6-08EF BF 109-67-122N 107-67-122P 107-67-123P 105-67-123P-YY	F E ≿	52 RCLK01	TPDAT484 1	2 TPDAT4	
	TSER3 12	TSER384		.e_7/IRD)	77.62 7.08E 7.29 7.27 7.27	1.67L21R 1.67L8EF 1.67UREF 6.67L22N 6.7L22N 6.7L23N	.67UREF		R181 3 TPDEN <u>01841</u>	2 TPDEN01	1
	R266 33 TSER4 1 <u>VV</u> 2	TSER484		(012-7	1010-77425 109-77486 108-77-260- 105-77-270 105-77-270 103-77486 103-77486	1013-67-211 1012-67-211 1011-6 1018-67-WEI 108-67-22N 107-67-22P 106-67-23P	교 교 다 !		R226 3	na	1
А	•••								R223 3	13 I	А
				15.	13. 11. 11. 12. 13. 13. 13.	32 31 32 32 32 32 32 32 32 32 32 32 32 32 32	21 Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z		TPDEN03841		
					7				TPDENO4841	2 TPDEN04	
											1
									Mon Tul 11 1	1:00:50 0005	1
									Mon Jul 11 1		
	OVERHEAD CONNEC	CTIONS					TITLE:	DS3184DKØ1A2	DA	ATE:	
							ENGINEER:		D0	022304 AGE:	
[				_				JML		7/13	l
	8	7		6	5	4	3	2		1	











	8	7	6	5	4	3	2	1	$\neg$
	REVISION H	HISTORY —							
D	Ø629Ø4 -	- AØ - INITIAL	RELEASE						D
	040805 -	- A1 - ADDED M	ISSING SIGNAL	NAMES ON PAGE	12 & CLEANED-	UP TEXT ON VAF	RIOUS PAGES.		
	070705 -	FIXED X	RMOD1/RVAL CON		-				
		CHANGED CHANGED CHANGED	R148 AND R160	55 U34 330 OHMS 5 TO 33 OHMS FF 0 FROM DNP TO ( 58,R159 FROM DI	3	S			
С		CHANGED	JMP19 TO JMP2	22 FROM DNP TO OCUMENT CHANGES	PLACE		WITH SCHEMATIC		С
В									В
А									A
	8	7	5	5	4	TITLE: DS ENGINEER:	53184DKØ1A2 JML 2	DATE: Ø223Ø4 PAGE: 13 OF 13	]   - -