Cascadeable 512 x 9 FIFO Cascadeable 1024 x 9 FIFO Cascadeable 2048 x 9 FIFO

Features

- 512 x 9, 1024 x 9, 2048 x 9
 FIFO buffer memory
- Dual port RAM cell
- Asynchronous read/write
- High speed 25 MHz read/write independent of depth/width
- Low operating power
 I_{CC} (max.) = 100 mA commercial
 I_{CC} (max.) = 120 mA military
- Lower standby power
 I_{CC} (max.) = 8 mA commercial
 I_{CC} (max.) = 15 mA military
- Automatic power down
- Half full flag in standalone
- · Empty and full flags
- Automatic retransmit in standalone
- Expandable in width and depth
- Parallel Cascade minimizes bubblethrough
- 5V $\pm 10\%$ supply

- TTL compatible
- Three-state outputs
- CY7C412 pin compatible and functional equivalent to MK4501

Functional Description

The CY7C412, CY7C424, and CY7C429 are, respectively, 512, 1024, and 2048 words by 9-bit wide first-in first-out (FIFO) memories organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent over-run and under-run. Three additional pins are also provided to facilitate expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation delays so that throughput is not reduced. Data is steered in a similar manner.


The read and write operations may be asynchronous; each can occur at a rate of 25 MHz. The write operation occurs

when the Write (W) signal is LOW and Read (R) is HIGH. Read occurs when Read (R) goes LOW and Write (W) is HIGH. The 9 data outputs go to the high impedance state when R is HIGH.

A Half-Full (HF) output flag is provided that is valid in the standalone and parallel expansion configurations. In the depth expansion configuration this pin is used to tell the next FIFO that it will be receiving data.

In the standalone and parallel expansion configurations a LOW on the Retransmit (RT) input causes the FIFO's to retransmit the data. Read Enable (R) and Write Enable (W) must both be HIGH during retransmit.

The CY7C412, CY7C424, and CY7C429 are fabricated using an advanced 1.2 micron N-well CMOS technology. Input ESD protection is greater than 2000V and latchup is prevented by careful layout, guard rings and a substrate bias generator.





Selection Guide

		7C412-30 7C424-30 7C429-30	7C412-40 7C424-40 7C429-40	7C412-65 7C424-65 7C429-65
Address Access Time (ns)		30	40	65
Maximum Operating	Commercial	100	100	100
Current (mA)	Military	120	120	120

Maximum Ratings (Above which the useful life may be impaired)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Supply Voltage to Ground Potential $\dots -0.5V$ to +7.0V

DC Voltage Applied to Outputs

in High Z State..... -0.5V to +7.0V DC Input Voltage $\dots -3.0V$ to +7.0V

Output Current, into Outputs (Low) 20 mA Static Discharge Voltage>2001V (per MIL-STD-883 Method 3015.2) Latch-up Current > 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}		
Commercial	0°C to +70°C	5V ± 10%		
Military	-55°C to +125°C	5V ± 10%		

Electrical Characteristics Over Operating Range

Parameters	Description	Test Conditions		CY7C412 CY7C424 CY7C429		Units
			Min.	Max.		
V _{OH}	Output HIGH Voltgage	V _{CC} = Min., I _{OH}	= -2 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} =	= 8.0 mA		0.4	V
V _{IH}	Input HIGH Voltage		2.0	v_{cc}	v	
V _{IL}	Input LOW Voltage		-3.0	0.8	v	
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$		-10	+ 10	μΑ
-		V _{CC} = Max., Commercial			100	mA.
I_{CC}	Operating Current	$I_{OUT} = 0 \text{ mA}$ $f = 25 \text{ MHz}$	Military		120	mA
_	g	V _{CC} = Max.,	Commercial		8	mA
I _{SB}	Standby Current	I _{OUT} = 0 mA Military			15	mA
Ios	Output Short Circuit Current[1]	V _{CC} = Max., V _{OUT} = GND			-90	mA

Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	ρF
Сопт	Output Capacitance	$V_{CC} = 4.5V$	7	P-


Notes:


2. Tested on a sample basis.

For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.



AC Test Load and Waveform





0081-4

Figure 1

Equivalent to:

THÉVENIN EQUIVALENT

OUTPUT O 0 1.73 V

0081-6

Switching Characteristics Over the Operating Range[1]

Parameter	Description	7C412-30 7C424-30 7C429-30		7C412-40 7C424-40 7C429-40		7C412-65 7C424-65 7C429-65		Units
		Min.	Max.	Min.	Max.	Min.	Max.	1
tRC	Read Cycle Time	40		50		80		ns
t _{AA}	Address to Data Valid		30		40		65	ns
t _{RR}	Read Recovery Time	10		10		15		ns
tPR	Read Pulse Width	30		40		65		ns
t _{LZR}	Read LOW to Low Z	5		5		10		ns
tDVR	Read HIGH to Data Valid	5 .		5		5		ns
tHZR	Read HIGH to High Z		20		25		30	ns
twc	Write Cycle Time	40		50		80		ns
tpw	Write Pulse Width	30		40		65		ns
tLZW	Write LOW to Low Z	10		10		15		ns
twR	Write Recovery Time	10		10		15		ns
tsD	Data Set-Up Time	18		20		30		ns
tHD	Data Hold Time	0		0		10		ns
tMRSC	MR Cycle Time	40	•	50		80		ns
t _{PMR}	MR Pulse Width	30		40		65		ns
trmr	MR Recovery Time	10		10		15		ns
tRTC	Retransmit Cycle Time	40		50		80		ns
tPRT	Retransmit Pulse Width	30		40		65		ns
tRTR	Retransmit Recovery Time	10		10		15		ns
tEFL	MR to EF LOW		40		50		80	ns
theh	MR to HF HIGH		40		50		80	ns
tFFH	MR to FF HIGH		40		50		80	ns
tref	Read LOW to EF LOW		30	<u></u>	35		60	ns
tRFF	Read HIGH to FF HIGH		30		35		60	ns
tweF	Write HIGH to EF HIGH		30		35		60	ns
twff	Write LOW to FF LOW		30		35		60	ns
twhF	Write LOW to HF LOW		40		50		80	ns
tRHF	Read HIGH to HF HIGH		40		50		80	ns



Switching Characteristics Over the Operating Range^[1] (Continued)

Parameter	Description	7C412-30 7C424-30 7C429-30		7C412-40 7C424-40 7C429-40		7C412-65 7C424-65 7C429-65		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
trae	Effective Read from Write HIGH		30		35		60	ns
tRPE	Effective Read Pulse Width after EF HIGH		30		40		65	ns
twar	Effective Write from from Read HIGH		30		35		60	ns
tpWF	Effective Write Pulse Width after FF HIGH	-	30		40		65	ns
txoL	Expansion Out LOW Delay from Clock		25		35		55	ns
tXOH ^[2]	Expansion Out HIGH Delay from Clock		25		35		60	ns
t _{XCH}	Expansion Out HIGH Delay from Clock		35		35	*	-60	ns
tPXF	XI Pulse Width	30		40	t generalis	60		ns
tXIR	XI Recovery Time	10		10		15		ns
t _{XIS}	XI Set-Up to Write or Clock	15		15		25		ns

Notes:

Architecture

The CY7C412/24/29 FIFOs consist of an array of 512/1024/2048 words of 9-bits each (implemented by a dual port RAM cell), a read pointer, a write pointer, control signals (W, R, XI, XO, FL, RT, MR) and Full, Half Full, and Empty flags.

Dual Port RAM

The dual port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data to propagate through the memory, which would be the case if the memory were implemented using the conventional register array architecture.

Resetting the FIFO

Upon power up, the FIFO must be reset with a Master Reset (MR) cycle. This causes the FIFO to enter the empty condition signified by the Empty flag (EF) being LOW, and both the Half-Full (HF) and Full flag (FF) resetting to HIGH. Read (R) and Write (W) must be HIGH tRPW before and tRMR after the rising edge of MR for a valid reset cycle.

Writing Data to the FIFO

The availability of an empty location is indicated by the HIGH state of the Full Flag (FF). A falling edge of Write (W) initiates a write cycle. Data appearing at the inputs (D0-D8) tDS before and tDH after the rising edge of W will be stored sequentially in the FIFO.

The Empty flag (EF) LOW to HIGH transition occurs twee after the first write into an empty FIFO. The Half-Full flag (HF) will go LOW on the falling edge of the write operation following the occurrence of half full. HF will remain LOW while the difference between the values of the read and write pointers is less than one half of the total memory of this device. The LOW to HIGH transition of the HF flag occurs on the rising edge of Read (R). HF is available in Single Device Mode only. The Full flag (FF) goes low on the falling edge of W after the last available location in the FIFO is written, prohibiting overflow. FF goes HIGH tRFF after the completion of a valid read.

Reading Data from the FIFO

The falling edge of Read (R) initiates a read cycle if the Empty flag (EF) is not LOW. Data outputs (Q0-Q8) are in a high impedance condition between read operations (R HIGH), when the FIFO is empty, or when the FIFO is in the Depth Expansion Mode but is not the active device.

^{1.} Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V and output loading of the specified IOL/IOH and 30 pF load capacitance, as in Figure Ia.

^{2.} $t_{\rm XOH}$ is guaranteed to be greater than or equal to $t_{\rm XOL}$ under all conditions.



Architecture (Continued)

The falling edge of the last read before empty triggers a HIGH to LOW transition of EF, prohibiting any further read operations until twee after a valid write.

Retransmit

The Retransmit (RT) input is active in the Single Device Mode only. A LOW pulse on RT resets the internal read pointer to the first physical location of the FIFO. The write pointer is unaffected. R and W must both be HIGH during a retransmit cycle.

Single Device/Width Expansion Modes

Single Device and Width Expansion Modes are entered by grounding XI during a MR cycle. During these modes the HF and RT features are available. FIFOs can be expanded in width to provide word widths greater than 9 in increments of 9. During Width Expansion Mode all control line inputs are common to all devices and flag outputs from any device can be monitored.

Depth Expansion Mode


Depth Expansion Mode is entered when, during a MR cycle, Expansion Out (XO) of one device is connected to Expansion In (XI) of the next device, with XO of the last device connected to XI of the first device. In the Depth Expansion Mode the First Load (FL) input, when grounded, indicates that this part is the first to be loaded. All other devices must have this pin HIGH. To enable the correct FIFO, XO is pulsed LOW when the last physical location of a FIFO is written to and is pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one is enabled for write at any given time, all other devices are disabled.

FIFOs can also be expanded simultaneously in depth and width to provide word widths greater than 9 in increments of 9. Consequently, any depth or width FIFO can be created. When expanding in depth, a composite FF must be created by OR-ing the FFs together. Likewise, a composite EF is created by OR-ing the EFs together. HF and RT functions are not available in Depth Expansion Mode.


0081-7

Switching Waveforms

Asynchronous Read and Write Timing Diagram



Master Reset Timing Diagram



Notes:


1. $t_{MRSC} = t_{PMR} + t_{RMR}$

2. W and $\overline{R} = V_{IH}$ around the rising edge of \overline{MR} .




Switching Waveforms (Continued)


Half-Full Flag Timing Diagram



Last WRITE to First READ Full Flag Timing Diagram




Last READ to First WRITE Empty Flag Timing Diagram



0081-11

Retransmit Timing Diagram



0081-12

Notes: 1. $t_{RTC} = t_{RT} + t_{RTR}$.

EF, HF and FF may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at t_{RTC}.


0081-13

0081-14




Switching Waveforms (Continued)


Empty Flag and Read Bubble-Through Mode Timing Diagram




Full Flag and Write Bubble-Through Mode Timing Diagram



Expansion-Out Timing Diagram



Expansion-In Timing Diagram





Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
30	CY7C412-30 PC	P15	Commercial
	CY7C412-30 JC	J65	
	CY7C412-30 DC	D16	
	CY7C412-30 LC	L55	
	CY7C412-30 DMB	L16	Military
	CY7C412-30 LMB	L55	
40	CY7C412-40 PC	P15	Commercial
	CY7C412-40 JC	J65	
	CY7C412-40 DC	D16	
	CY7C412-40 LC	L55	
	CY7C412-40 DMB	D 16	Military
	CY7C412-40 LMB	L55	-
65	CY7C412-65 PC	P15	Commercial
	CY7C412-65 JC	J65	
	CY7C412-65 DC	D16	
	CY7C412-65 LC	L55	
	CY7C412-65 DMB	D16	Military
	CY7C412-65 LMB	L55]

Speed (ns)	Ordering Code	Package Type	Operating Range
30	CY7C424-30 PC	P15	Commercial
	CY7C424-30 JC	J65	
	CY7C424-30 DC	D16	
	CY7C424-30 LC	L55	
	CY7C424-30 DMB	D16	Military
	CY7C424-30 LMB	L55	
40	CY7C424-40 PC	P15	Commercial
	CY7C424-40 JC	J65	
	CY7C424-40 DC	D16	
	CY7C424-40 LC	L55	
	CY7C424-40 DMB	D16	Military
	CY7C424-40 LMB	L55	
65	CY7C424-65 PC	P15	Commercial
	CY7C424-65 JC	J65	
	CY7C424-65 DC	D16	
	CY7C424-65 LC	L55	
	CY7C424-65 DMB	D16	Military
	CY7C424-65 LMB	L55]

Speed (ns)	Ordering Code	Package Type	Operating Range
30	CY7C429-30 PC	P15	Commercial
	CY7C429-30 JC	J65	
	CY7C429-30 DC	D16	
	CY7C429-30 LC	L55	
	CY7C429-30 DMB	D16	Military
	CY7C429-30 LMB	L55	
40	CY7C429-40 PC	P15	Commercial
	CY7C429-40 JC	J65	
	CY7C429-40 DC	D16	
	CY7C429-40 LC	L55	
	CY7C429-40 DMB	D16	Military
	CY7C429-40 LMB	L55	
65	CY7C429-65 PC	P15	Commercial
	CY7C429-65 JC	J65	
	CY7C429-65 DC	D16	
	CY7C429-65 LC	L55	
	CY7C429-65 DMB	D16	Military
	CY7C429-65 LMB	L55	