

HM514260C/CL Series

HM51S4260C/CL Series

262,144-word $\times$ 16-bit Dynamic Random Access Memory

HITACHI

Rev. 1.0
Jun. 12, 1995

The Hitachi HM51(S)4260C/CL are CMOS dynamic RAM organized as 262,144-word $\times$ 16-bit. HM51(S)4260C/CL have realized higher density, higher performance and various functions by employing 0.8 μ m CMOS process technology and some new CMOS circuit design technologies. The HM51(S)4260C/CL offer Fast Page Mode as a high speed access mode. Multiplexed address input permits the HM51(S)4260C/CL to be packaged in standard 400-mil 40-pin plastic SOJ, standard 475-mil 40-pin plastic Zip and standard 400-mil 44-pin plastic TSOP II. Internal refresh timer enables HM51S4260C/CL self refresh operation.

Features

- Single 5 V ($\pm 10\%$)
- High speed
 - Access time:
60 ns/70 ns/80 ns (max)
- Low power dissipation
 - Active mode:
825 mW/770 mW/688 mW (max)
 - Standby mode 11 mW (max)
1.1 mW (max) (L-version)
- Fast page mode capability
- 512 refresh cycles: 8 ms
128 ms (L-version)
- $2\overline{\text{CAS}}$ byte control
- 2 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
- Battery back up operation (L-version)
- Self refresh operation (HM51S4260C/CL)



HM514260C/CL, HM51S4260C/CL Series

Ordering Information

Type No.	Access time	Package
HM514260CJ-6	60 ns	400-mil 40-pin
HM514260CJ-7	70 ns	plastic SOJ
HM514260CJ-8	80 ns	(CP-40DA)
HM514260CZ-6	60 ns	475-mil 40-pin
HM514260CZ-7	70 ns	plastic ZIP
HM514260CZ-8	80 ns	(ZP-40)
HM514260CTT-6	60 ns	400-mil 44-pin
HM514260CTT-7	70 ns	plastic TSOP II
HM514260CTT-8	80 ns	(TTP-44/40DB)
HM514260CLJ-6	60 ns	400-mil 40-pin
HM514260CLJ-7	70 ns	plastic SOJ
HM514260CLJ-8	80 ns	(CP-40DA)
HM514260CLZ-6	60 ns	475-mil 40-pin
HM514260CLZ-7	70 ns	plastic ZIP
HM514260CLZ-8	80 ns	(ZP-40)
HM514260CLTT-6	60 ns	400-mil 44-pin
HM514260CLTT-7	70 ns	plastic TSOP II
HM514260CLTT-8	80 ns	(TTP-44/40DB)

Type No.	Access time	Package
HM51S4260CJ-6	60 ns	400-mil 40-pin
HM51S4260CJ-7	70 ns	plastic SOJ
HM51S4260CJ-8	80 ns	(CP-40DA)
HM51S4260CTT-6	60 ns	400-mil 44-pin
HM51S4260CTT-7	70 ns	plastic TSOP II
HM51S4260CTT-8	80 ns	(TTP-44/40DB)
HM51S4260CLJ-6	60 ns	400-mil 40-pin
HM51S4260CLJ-7	70 ns	plastic SOJ
HM51S4260CLJ-8	80 ns	(CP-40DA)
HM51S4260CLTT-6	60 ns	400-mil 44-pin
HM51S4260CLTT-7	70 ns	plastic TSOP II
HM51S4260CLTT-8	80 ns	(TTP-44/40DB)


Pin Arrangement



Pin Description

Pin name	Function
A0 to A8	Address input - Row address A0 to A8 - Column address A0 to A8 - Refresh address A0 to A8
I/O0 to I/O15	Data-in/data-out
RAS	Row address strobe
UCAS, LCAS	Column address strobe
WE	Read/write enable
OE	Output enable
V _{CC}	Power (+5 V)
V _{SS}	Ground

Block Diagram



Operation Mode

The HM51(S)4260C/CL series has the following 11 operation modes.

1. Read cycle
2. Early write cycle
3. Delayed write cycle
4. Read- modify-write cycle
5. $\overline{\text{RAS}}$ -only refresh cycle
6. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle
7. Self refresh cycle (HM51S4260C/CL)
8. Fast page mode read cycle
9. Fast page mode early write cycle
10. Fast page mode delayed write cycle
11. Fast page mode read- modify-write cycle

Inputs

$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Output	Operation
H	H	H	D	D	Open	Standby
H	L	L	H	L	Valid	Standby
L	L	L	H	L	Valid	Read cycle
L	L	L	L*2	D	Open	Early write cycle
L	L	L	L*2	H	Undefined	Delayed write cycle
L	L	L	H to L	L to H	Valid	Read-modify-write cycle
L	H	H	D	D	Open	$\overline{\text{RAS}}$ -only refresh cycle
H to L	H	L	D	D	Open	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle
	L	H				Self refresh cycle (HM51S4260C/CL)
	L	L				
L	H to L	H to L	H	L	Valid	Fast page mode read cycle
L	H to L	H to L	L*2	D	Open	Fast page mode early write cycle
L	H to L	H to L	L*2	H	Undefined	Fast page mode delayed write cycle
L	H to L	H to L	H to L	L to H	Valid	Fast page mode read-modify-write cycle
L	L	L	H	H	Open	Read cycle (Output disabled)

Notes: 1. H: High (inactive) L: Low (active) D: H or L

2. $t_{\text{WCS}} \geq 0 \text{ ns}$ Early write cycle

$t_{\text{WCS}} < 0 \text{ ns}$ Delayed write cycle

3. Mode is determined by the OR function of the $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$. (Mode is set by the earliest of $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ active edge and reset by the latest of $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ inactive edge.) However write OPERATION and output HIZ control are done independently by each $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$.

ex. if $\overline{\text{RAS}} = \text{H to L}$, $\overline{\text{LCAS}} = \text{L}$, $\overline{\text{UCAS}} = \text{H}$, then $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle is selected.

HM514260C/CL, HM51S4260C/CL Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _T	−1.0 to +7.0	V
Supply voltage relative to V _{SS}	V _{CC}	−1.0 to +7.0	V
Short circuit output current	I _{out}	50	mA
Power dissipation	P _T	1.0	W
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	−55 to +125	°C

Recommended DC Operating Conditions (T_a = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V _{SS}	0	0	0	V	2
	V _{CC}	4.5	5.0	5.5	V	1, 2
Input high voltage	V _{IH}	2.4	—	6.5	V	1
Input low voltage	V _{IL}	−1.0	—	0.8	V	1

Note: 1. All voltage referred to V_{SS}.
2. The supply voltage with all V_{CC} pins must be on the same level.
The supply voltage with all V_{SS} pins must be on the same level.

HM514260C/CL, HM51S4260C/CL Series

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V)

HM514260C/CL, HM51S4260C/CL									
Parameter	Symbol	-6		-7		-8		Unit	Test conditions
		Min	Max	Min	Max	Min	Max		
Operating current ^{*1, *2}	I _{CC1}	—	150	—	140	—	125	mA	$\overline{\text{RAS}}$, $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ cycling t _{RC} = min
Standby current	I _{CC2}	—	2	—	2	—	2	mA	TTL interface $\overline{\text{RAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{UCAS}}$ = V _{IH} Dout = High-Z
		—	1	—	1	—	1	mA	CMOS interface $\overline{\text{RAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{OE}}$, $\overline{\text{WE}}$ ≥ V _{CC} - 0.2 V Dout = High-Z
Standby current (L-version)	I _{CC2}	—	200	—	200	—	200	μA	CMOS interface $\overline{\text{RAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{OE}}$, $\overline{\text{WE}}$ $\overline{\text{UCAS}}$ ≥ V _{CC} - 0.2 V Dout = High-Z
$\overline{\text{RAS}}$ -only refresh current ^{*2}	I _{CC3}	—	140	—	130	—	110	mA	t _{RC} = min
Standby current ^{*1}	I _{CC5}	—	5	—	5	—	5	mA	$\overline{\text{RAS}}$ = V _{IH} , $\overline{\text{LCAS}}$, $\overline{\text{UCAS}}$ = V _{IL} Dout = enable
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current ^{*2}	I _{CC6}	—	140	—	130	—	110	mA	t _{RC} = min
Fast page mode current ^{*1, *3}	I _{CC7}	—	150	—	130	—	120	mA	t _{PC} = min
Battery back up current ^{*4} (Standby with CBR refresh) (L-version)	I _{CC10}	—	300	—	300	—	300	μA	Standby: CMOS interface Dout = High-Z CBR refresh: t _{RC} = 250 μs t _{RAS} ≤ 1 μs, $\overline{\text{LCAS}}$, $\overline{\text{UCAS}}$ = V _{IL} $\overline{\text{WE}}$, $\overline{\text{OE}}$ = V _{IH}
Self-refresh mode current (HM51S4260C)	I _{CC11}	—	1	—	1	—	1	mA	CMOS interface $\overline{\text{RAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{UCAS}}$ ≤ 0.2 V, Dout = High-Z
		—	200	—	200	—	200	μA	CMOS interface $\overline{\text{RAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{UCAS}}$ ≤ 0.2 V, Dout = High-Z
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 6.5 V
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 6.5 V Dout = disable
Output high voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High Iout = -5.0 mA
Output low voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA

HM514260C/CL, HM51S4260C/CL Series

- Notes:
- 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
 - 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 - 3. Address can be changed once or less while $\overline{LCAS}$ and $\overline{UCAS} = V_{IH}$.
 - 4. $V_{IH} \geq V_{CC} - 0.2\text{ V}$, $0 \leq V_{IL} \leq 0.2\text{ V}$, Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 - 5. All the V_{CC} pins shall be supplied with the same voltage. And all the V_{SS} pins shall be supplied with the same voltage.

Capacitance ($T_a = +25^{\circ}\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	5	pF	1
Input capacitance (Clocks)	C_{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

- Notes:
- 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 - 2. $\overline{LCAS}$ and $\overline{UCAS} = V_{IH}$ to disable Dout.

HM514260C/CL, HM51S4260C/CL Series

AC Characteristics ($T_a = 0$ to $+70^{\circ}\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)*1, *14, *15, *17, *18

Test Conditions

- Input rise and fall times: 5 ns
- Input timing reference levels: 0.8 V, 2.4 V
- Input levels: 0 V, 3 V
- Output load: 2 TTL gate + C_L (100 pF)
(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

		HM514260C/CL, HM51S4260C/CL							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	110	—	130	—	150	—	ns	
$\overline{\text{RAS}}$ precharge time	t _{RP}	40	—	50	—	60	—	ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	60	10000	70	10000	80	10000	ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	15	10000	20	10000	20	10000	ns	23
Row address setup time	t _{ASR}	0	—	0	—	0	—	ns	
Row address hold time	t _{RAH}	10	—	10	—	10	—	ns	
Column address setup time	t _{ASC}	0	—	0	—	0	—	ns	19
Column address hold time	t _{CAH}	15	—	15	—	15	—	ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	45	20	50	20	60	ns	8
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	30	15	35	15	40	ns	9
$\overline{\text{RAS}}$ hold time	t _{RSH}	15	—	20	—	20	—	ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	60	—	70	—	80	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	10	—	15	—	15	—	ns	20
$\overline{\text{OE}}$ to Din delay time	t _{ODD}	15	—	20	—	20	—	ns	
$\overline{\text{OE}}$ delay time from Din	t _{DZO}	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ setup time from Din	t _{DZC}	0	—	0	—	0	—	ns	
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	7
Refresh period	t _{REF}	—	8	—	8	—	8	ms	
Refresh period (L-version)	t _{REF}	—	128	—	128	—	128	ms	

HM514260C/CL, HM51S4260C/CL Series

Read Cycle

		HM514260C/CL, HM51S4260C/CL							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from $\overline{\text{RAS}}$	t _{RAC}	—	60	—	70	—	80	ns	2, 3
Access time from $\overline{\text{CAS}}$	t _{CAC}	—	15	—	20	—	20	ns	3, 4, 13
Access time from address	t _{AA}	—	30	—	35	—	40	ns	3, 5, 13
Access time from $\overline{\text{OE}}$	t _{OAC}	—	15	—	20	—	20	ns	23
Read command setup time	t _{RCS}	0	—	0	—	0	—	ns	19
Read command hold time to $\overline{\text{CAS}}$	t _{RCH}	0	—	0	—	0	—	ns	16, 20
Read command hold time to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	0	—	ns	16
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	30	—	35	—	40	—	ns	
Output buffer turn-off time	t _{OFF1}	0	15	0	15	0	15	ns	6
Output buffer turn-off to $\overline{\text{OE}}$	t _{OFF2}	0	15	0	15	0	15	ns	6
$\overline{\text{CAS}}$ to Din delay time	t _{CDD}	15	—	15	—	15	—	ns	

Write Cycle

		HM514260C/CL, HM51S4260C/CL							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	t _{WCS}	0	—	0	—	0	—	ns	10, 19
Write command hold time	t _{WCH}	15	—	15	—	15	—	ns	19
Write command pulse width	t _{WP}	10	—	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	15	—	20	—	20	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	15	—	20	—	20	—	ns	21
Data-in setup time	t _{DS}	0	—	0	—	0	—	ns	11
Data-in hold time	t _{DH}	15	—	15	—	15	—	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ delay time	t _{COD}	—	0	—	0	—	0	ns	23

HM514260C/CL, HM51S4260C/CL Series

Read-Modify-Write Cycle

		HM514260C/CL, HM51S4260C/CL							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t _{RWC}	150	—	180	—	200	—	ns	
RAS to $\overline{\text{WE}}$ delay time	t _{RWD}	80	—	95	—	105	—	ns	10
CAS to $\overline{\text{WE}}$ delay time	t _{CWD}	35	—	45	—	45	—	ns	10
Column address to $\overline{\text{WE}}$ delay time	t _{AWD}	50	—	60	—	65	—	ns	10, 13
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$	t _{OEH}	15	—	20	—	20	—	ns	

Refresh Cycle

		HM514260C/CL, HM51S4260C/CL							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
$\overline{\text{CAS}}$ setup time (CBR refresh cycle)	t _{CSR}	10	—	10	—	10	—	ns	19
$\overline{\text{CAS}}$ hold time (CBR refresh cycle)	t _{CHR}	10	—	10	—	10	—	ns	20
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	t _{RPC}	10	—	10	—	10	—	ns	19
$\overline{\text{CAS}}$ precharge time in normal mode	t _{CPN}	10	—	10	—	10	—	ns	22

Fast Page Mode Cycle

		HM514260C/CL, HM51S4260C/CL							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	t _{PC}	40	—	45	—	50	—	ns	
Fast page mode $\overline{\text{CAS}}$ precharge time	t _{CP}	10	—	10	—	10	—	ns	22
Fast page mode $\overline{\text{RAS}}$ pulse width	t _{RASC}	—	100000	—	100000	—	100000	ns	12
Access time from $\overline{\text{CAS}}$ precharge	t _{ACP}	—	35	—	40	—	45	ns	3, 13, 20
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	35	—	40	—	45	—	ns	
Fast page mode read-modify-write cycle $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	t _{CPW}	55	—	65	—	70	—	ns	
Fast page mode read-modify-write cycle time	t _{PCM}	80	—	95	—	100	—	ns	

HM514260C/CL, HM51S4260C/CL Series

Self-refresh Mode

		HM51S4260C/CL							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
$\overline{\text{RAS}}$ pulse width (self-refresh)	t _{RASS}	100	—	100	—	100	—	μs	24, 25, 26
$\overline{\text{RAS}}$ precharge time (self-refresh)	t _{RPS}	110	—	130	—	150	—	ns	
$\overline{\text{CAS}}$ hold time (self-refresh)	t _{CHS}	−50	—	−50	—	−50	—	ns	21

Notes: 1. AC measurements assume $t_T = 5 \text{ ns}$.


- Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$.
- Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$.
- $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
- $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Operation with the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RCD}}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
- Operation with the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RAD}}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
- t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ and $t_{\text{CPW}} \geq t_{\text{CPW}}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- These parameters are referred to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
- t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
- Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
- An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ -only refresh cycle or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles is required.
- In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- When both $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ go low at the same time, all 16-bits data are written into the device. $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ cannot be staggered within the same write/read cycles.
- All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.
- t_{ASC} , t_{CAH} , t_{RCS} , t_{RCH} , t_{WCS} , t_{WCH} , t_{CSR} and t_{RPC} are determined by the earlier falling edge of $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$.
- t_{CRP} , t_{CHR} , t_{ACP} , t_{RCH} and t_{CPW} are determined by the later rising edge of $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$.
- t_{CWL} , t_{DH} , t_{DS} and t_{CHS} should be satisfied by both $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.

22. t_{CPN} and t_{CP} are determined by the time that both $\overline{UCAS}$ and $\overline{LCAS}$ are high.
23. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large V_{CC}/V_{SS} line noise, which causes to degrade $V_{IH\ min}/V_{IL\ max}$ level.
24. If you use distributed CBR refresh mode with 15.6 μs interval in normal read/write cycle, CBR refresh should be executed within 15.6 μs immediately after exiting from and before entering into self refresh mode.
25. If you use $\overline{RAS}$ only refresh or CBR burst refresh mode in normal read/write cycle, 512 cycles of distributed CBR refresh with 15.6 μs interval should be executed within 8 ms immediately after exiting from and before entering into the self refresh mode.
26. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.


Notes concerning $\overline{2CAS}$ control

Please do not separate the $\overline{UCAS}/\overline{LCAS}$ operation timing intentionally. However skew between $\overline{UCAS}/\overline{LCAS}$ are allowed under the following conditions.

1. Each of the $\overline{UCAS}/\overline{LCAS}$ should satisfy the timing specifications individually.
2. Different operation mode for upper/lower byte is not allowed; such as following.




3. Closely separated upper/lower byte control is not allowed. However when the condition ($t_{CP} \leq t_{UL}$) is satisfied, fast page mode can be performed.



Timing Waveforms*27


Read Cycle




Notes: 27. H or L (H: $V_{\text{IH}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IH}}(\text{max})$, L: $V_{\text{IL}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IL}}(\text{max})$)

Invalid Dout


Early Write Cycle




Delayed Write Cycle




Read-Modify-Write Cycle



RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle




* $\overline{\text{WE}}$: H or L

** Do not extend $t_{\text{RAS}} \geq t_{\text{RAS}} (\text{max})$.
Untested self refresh mode may be activated and loss of data may be resulted (HM514260C/CL).


Fast Page Mode Read Cycle




Fast Page Mode Early Write Cycle




Fast Page Mode Delayed Write Cycle



Fast Page Mode Read-Modify-Write Cycle



Self Refresh Cycle



* $\overline{WE} \overline{OE}$: H or L


The low self refresh current is achieved by introducing extremely long internal refresh cycle. Therefore some care needs to be taken on the refresh.

1. Please do not use t_{RASS} timing, $10 \mu\text{s} \leq t_{\text{RASS}} \leq 100 \mu\text{s}$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{\text{RASS}} \geq 100 \mu\text{s}$, then $\overline{\text{RAS}}$ precharge time should use t_{RPS} instead of t_{RP} .
2. If you use $\overline{\text{RAS}}$ only refresh or CBR burst refresh mode in normal read/write cycle, 512 cycles of distributed CBR refresh with $15.6 \mu\text{s}$ interval should be executed within 8 ms immediately after exiting from and before entering into the self refresh mode.
3. If you use distributed CBR refresh mode with $15.6 \mu\text{s}$ interval in normal read/write cycle, CBR refresh should be executed within $15.6 \mu\text{s}$ immediately after exiting from and before entering into self refresh mode.
4. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.

Package Dimensions


HM514260CJ/CLJ Series
HM51S4260CJ/CLJ Series (CP-40DA)

Unit: mm



HM514260CZ/CLZ Series (ZP-40)

Unit: mm




HM514260C/CL, HM51S4260C/CL Series

Package Dimensions

HM514260CTT/CLTT Series
HM51S4260CTT/CLTT Series (TTP-44/40DB)

Unit: mm



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor product. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales office when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Semiconductor & IC Div.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan

Tel : Tokyo (03) 3270-2111

Fax : (03) 3270-5109

For further information write to:

Hitachi America, Ltd.

Semiconductor & IC Div.

2000 Sierra Point Parkway

Brisbane, CA 94005-1835

U. S. A.

Tel : 415-589-8300

Fax : 415-583-4207

Hitachi Europe GmbH

Electronic Components Group

Continental Europe

Dornacher StraBe 3

D-85622 Feldkirchen

München

Tel : 089-9 91 80-0

Fax : 089-9 29 30 00

Hitachi Europe Ltd.

Electronic Components Div.

Northern Europe Headquarters

Whitebrook Park

Lower Cookham Road

Maidenhead

Berkshire SL6 8YA

United Kingdom

Tel : 0628-585000

Fax : 0628-778322

Hitachi Asia (Hong Kong) Ltd.

Unit 706, North Tower,

World Finance Centre,

Habour City, Canton Road,

Tsim Sha Tsui, Kowloon,

Hong Kong

Tel : 27359218

Fax : 27306071

Hitachi Asia Pte. Ltd.

16 Collyer Quay #20-00

Hitachi Tower

Singapore 0104

Tel : 535-2100

Fax : 535-1533

HM514260C/CL, HM51S4260C/CL Series

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	May. 31, 1994	Initial issue	S. Hatano	A. Endo
1.0	Jun. 12, 1995	Change format Change of package type: TTP-40DB to TTP-44/40DB Recommended DC operating condition Deletion of V_{IL} (others) AC Characteristics Addition of input levels to test conditions: 0 V, 3 V t_{RSH} min:20/20/20 ns to 15/20/20 ns t_{RWL} min:20/20/20 ns to 15/20/20 ns t_{CWL} min:20/20/20 ns to 15/20/20 ns Deletion of notes 24 Change of Timing waveforms Read-modify-write cycle, Fast page mode read cycle Fast page mode read-modify-write cycle CAS-before-RAS refresh cycle Self refresh cycle		