

MN4052B / MN4052BS

Dual 4-Channel Analog Multiplexers

Description

The MN4052B/S are dual 4-channel analog multiplexer/demultiplexers which enable selection of digital or analog signals and their complexes.


Each channel is established by controlling signals of the enable input (E). The inputs/outputs can swing between V_{DD} and V_{EE} ($\leq 15V$) even if the amplitude of control signals is below V_{DD} . It can be controlled to low impedance circuit because the impedance of the switch is very low. The MN4052B/S are equivalent to MOTOROLA MC14052B and RCA CD4052B.

Truth Table


Input			Channel ON
\bar{E}	A_1	A_0	
L	L	L	$Y_{0A} - Z_A ; Y_{0B} - Z_B$
L	L	H	$Y_{1A} - Z_A ; Y_{1B} - Z_B$
L	H	L	$Y_{2A} - Z_A ; Y_{2B} - Z_B$
L	H	H	$Y_{3A} - Z_A ; Y_{3B} - Z_B$
H	x	x	All OFF

Note) X : don't care

Logic Diagram



P-3




16-Pin • Plastic DIL Package

P-4



16-Pin • Panafiat Package (SO-16D)

Pin Configuration



Pin Explanation

- $Y_{0A} \sim Y_{3A}$: Analog input/output
- $Y_{0B} \sim Y_{3B}$: Analog input/output
- A_0, A_1 : Address input
- \bar{E} : Enable input
- Z_A, Z_B : Common input/output

■ Maximum Ratings (Ta=25°C)

Item	Symbol	Ratings	Unit
Supply Voltage	V _{DD}	-0.5~+18	V
Input Voltage	V _i	-0.5~V _{DD} +0.5*	V
Output Voltage	V _o	-0.5~V _{DD} +0.5*	V
Peak Input · Output Current	±I _i	max. 10	mA
Power Dissipation (per package)	Ta=-40~+60°C	max. 400 Decrease up to 200mW rating at 8mW/°C	mW
	Ta=+60~+85°C		
Power Dissipation (per output terminal)	P _b	max. 100	mW
Operating Ambient Temperature	T _{opr}	-40~+85	°C
Storage Temperature	T _{stg}	-65~+150	°C

* V_{DD} + 0.5V should be under 18V

■ DC Characteristics (V_{SS}=0V)

Item	V _{DD} (V)	Symbol	Conditions	Ta=-40°C		Ta=25°C		Ta=85°C		Unit
				min.	max.	min.	max.	min.	max.	
Quiescent Power Supply Current	5	I _{DD}	V _i =V _{SS} or V _{DD}	—	20	—	20	—	150	μA
	10			—	40	—	40	—	300	
	15			—	80	—	80	—	600	
Input Voltage Low Level	5	V _{IL}	I _o < 1μA V _o =0.5V or 4.5V	—	1.5	—	1.5	—	1.5	V
	10			—	3	—	3	—	3	
	15			—	4	—	4	—	4	
Input Voltage High Level	5	V _{IH}	I _o < 1μA V _o =0.5V or 4.5V	3.5	—	3.5	—	3.5	—	V
	10			7	—	7	—	7	—	
	15			11	—	11	—	11	—	
Input Leakage Current	15	±I _i	V _i =0 or 15V	—	0.3	—	0.3	—	1	μA

■ DC Characteristics (Ta=25°C, V_{SS}=0V)

Item	V _{DD} -V _{EE} (V)	Symbol	Conditions	min.	typ.	max.	Unit
On Resistance	5	R _{ON}	V _i =5V	—	200	800	Ω
			V _i =2.5V	—	550	1300	
			V _i =0.25V	—	200	800	
On Resistance	10	R _{ON}	V _i =10V	—	80	300	Ω
			V _i =5V	—	100	350	
			V _i =0.25V	—	80	300	
On Resistance	15	R _{ON}	V _i =15V	—	60	200	Ω
			V _i =7.5V	—	80	250	
			V _i =0.25V	—	60	200	

■ Switching Characteristics ($T_a=25^\circ\text{C}$, $V_{SS}=0\text{V}$)

Item	V_{DD} (V)	Symbol	Conditions	min.	typ.	max.	Unit
Propagation Delay Time (Fig. 1) $V_{is} \rightarrow V_{Os}$ (H \rightarrow L)	5	t_{PHL}	$R_L = 10\text{k}\Omega$ $C_L = 50\text{pF}$ $\bar{E} = V_{SS}$	—	10	30	ns
	10			—	5	15	
	15			—	5	15	
Propagation Delay Time (Fig. 1) $V_{is} \rightarrow V_{Os}$ (L \rightarrow H)	5	t_{PLH}	$R_L = 10\text{k}\Omega$ $C_L = 50\text{pF}$ $\bar{E} = V_{SS}$	—	10	30	ns
	10			—	5	15	
	15			—	5	15	
Propagation Delay Time (Fig. 1) $A_n \rightarrow V_{Os}$ (H \rightarrow L)	5	t_{PHL}	$R_L = 10\text{k}\Omega$ $C_L = 50\text{pF}$ $\bar{E} = V_{SS}$	—	150	450	ns
	10			—	65	195	
	15			—	50	150	
Propagation Delay Time (Fig. 1) $A_n \rightarrow V_{Os}$ (L \rightarrow H)	5	t_{PLH}	$R_L = 10\text{k}\Omega$ $C_L = 50\text{pF}$ $\bar{E} = V_{SS}$	—	75	225	ns
	10			—	35	105	
	15			—	30	90	
Output Disable Time (Fig. 1) $\bar{E} \rightarrow V_{Os}$ (H)	5	t_{PHZ}	$R_L = 10\text{k}\Omega$ $C_L = 50\text{pF}$ $\bar{E} = V_{DD}$	—	100	300	ns
	10			—	90	270	
	15			—	90	270	
Output Disable Time (Fig. 1) $\bar{E} \rightarrow V_{Os}$ (L)	5	t_{PLZ}	$R_L = 10\text{k}\Omega$ $C_L = 50\text{pF}$ $\bar{E} = V_{DD}$	—	95	285	ns
	10			—	90	270	
	15			—	90	270	
Output Enable Time (Fig. 1) $\bar{E} \rightarrow V_{Os}$ (H)	5	t_{PZH}	$R_L = 10\text{k}\Omega$ $C_L = 50\text{pF}$ $\bar{E} = V_{DD}$	—	130	390	ns
	10			—	55	165	
	15			—	45	135	
Output Enable Time (Fig. 1) $\bar{E} \rightarrow V_{Os}$ (L)	5	t_{PZL}	$R_L = 10\text{k}\Omega$ $C_L = 50\text{pF}$ $\bar{E} = V_{DD}$	—	120	360	ns
	10			—	50	150	
	15			—	35	105	
Sine Wave Distortion (Fig. 2)	5		$R_L = 10\text{k}\Omega$, $C_L = 15\text{pF}$ $f_{is} = 1\text{kHz}$, $V_{is} = \frac{1}{2}V_{DD}$ (P-P)	—	0.25	—	%
	10			—	0.04	—	
	15			—	0.04	—	
Crosstalk (Fig. 3) (Between 2 Channels)	5		$R_L = 1\text{k}\Omega$ $V_{is} = \frac{1}{2}V_{DD}$ (P-P)	—	—	—	MHz
	10			—	1	—	
	15			—	—	—	
Crosstalk (Fig. 1) (Address Input \rightarrow Output)	5		$R_L = 10\text{k}\Omega$, $C_L = 15\text{pF}$ \bar{E} or $A_n = V_{DD}$	—	—	—	mV
	10			—	50	—	
	15			—	—	—	
Propagation (Fig. 2) (Note 2) Frequency	5		$R_L = 1\text{k}\Omega$, $C_L = 5\text{pF}$ $V_{is} = \frac{1}{2}V_{DD}$ (P-P)	—	—	—	MHz
	10			—	1	—	
	15			—	—	—	
Feedthrough (Fig. 2) (Note 1) (OFF)	5		$R_L = 1\text{k}\Omega$, $C_L = 5\text{pF}$ $V_{is} = \frac{1}{2}V_{DD}$ (P-P)	—	13	—	MHz
	10			—	40	—	
	15			—	70	—	
Input Capacitance		C_I		—	—	7.5	pF

Fig. 1 Propagation Delay Time, Output Disable/Enable Time, Crosstalk Test Circuit






Fig. 2 Sine Wave Distortion, Feedthrough, Frequency Response, Test Circuit



(注 1) $20 \log \frac{V_{os}}{V_{is}} = -50 \text{ dB}$

(注 2) $20 \log \frac{V_{os}}{V_{is}} = -3 \text{ dB}$

Fig. 3 Crosstalk Test Circuit



(a)

(b)

$$20 \log \frac{V_{os}}{V_{is}} = -50 \text{ dB}$$