CMOS 8-BIT MICROCONTROLLER

TMP87CH75F, TMP87CM75F

The 87CH75/87CM75 are the high speed and high performance 8-bit single chip microcomputers. These MCU contain 8-bit A/D conversion inputs and a VFT (Vacuum Fluorescent Tube) driver on a chip.


PART No.	ROM	RAM	PACKAGE	OTP MCU	
TMP87CH75F	16K × 8-bit	512 × 8-bit	OFB100 B 1420 0 6FA	TMP87PM75F	
TMP87CM75F	32K × 8-bit	1K×8-bit	QFP100-P-1420-0.65A	TIVIP8/PIVI/SF	

FEATURES

- ▶8-bit single chip microcomputer TLCS-870 Series
- Instruction execution time: 0.5 μ s (at 8 MHz), 122 μ s (at 32.768 kHz)
- 412 basic instructions
 - Multiplication and Division (8 bits x 8 bits, 16 bits ÷ 8 bits)
 - Bit manipulations
 - (Set/Clear/Complement/Load/Store/Test/Exclusive OR)
 - 16-bit data operations
 - 1-byte jump/subroutine-call (Short relative jump/ Vector call)
- 15 interrupt sources (External: 6, Internal: All sources have independent latches each,
 - and nested interrupt control is available.
 - 3 edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- 13 Input/Output ports (89 pins)
 - Hight current output: 16 pins (typ. 20 mA)
- Two 16-bit Timer/Counters
 - Timer, Event counter, programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes.
- Two 8-bit Timer/Counters
 - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider
- ◆Time Base Timer (Interrupt frequency: 1 Hz to 1634 kHz)
- ◆Divider output function (frequency: 1 kHz to 8 kHz)
- Watchdog Timer
 - Interrupt source/reset output (programmable)
- 8-bit Serial Interface
 - With 8 bytes transmit/receive data buffer
 - Internal/external serial clock, and 4/8-bit mode
- Serial bus Interface
 - I²C-bus, 8-bit SIO modes
- 8-bit successive approximate type A/D converter with sample and hold
 - 16 analog inputs
 - Conversion time : 23 μ s at 8 MHz
- Vacuum Fluorescent Tube Driver (automatic display)
 - Programmable grid scan
 - High breakdown voltage ports (max. 40V × 51 bits)
- Dual clock operation
 - Single/Dual-clock mode (option)
- Five Power saving operating modes
 - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/High-impedance.
 - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
 - IDLE1 mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE2 mode: CPU stops, and Peripherals operate using high-and low-frequency clock. Release by interrupts.
 - SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- •Wide operating voltage: 2.7 to 5.5 V at 32.768 kHz, 4.5 to 5.5 V at 8 MHz / 32.768 kHz
- Emulation Pod: BM87CM75F0A




Purchase of TOSHIBA I² C components conveys a license under the Philips I² C Patent Rights to use these components in an I² C system, provided that the system conforms to the I² C Standard Specification as defined by Philips.




PIN ASSIGNMENTS (TOP VIEW)

QFP100



BLOCK DIAGRAM



TOSHIBA

PIN NAME	Input / Output	FUNC	TION		
P07 to P03	1/0	Two 8-bit programmable input / output ports (tri-state).			
P02 (SO1)	I/O (Output)	Each bit of these ports can be individually	SIO1 serial data Output		
P01 (SI1)	I/O (Input)	configured as an input or an output under sftware control.	SIO serial data Input		
P00 (SCK1)	1/0 (1/0)	When used as a SIO input / output, an	SIO serial clock input / output		
P17 (INT4 / TC3)		External interrupt input, a timer / counter	External interrupt input 4 or Timer / Counter 3 input		
P16 (INT2)	I/O (Input)	used as PPG output or divider output, the	External interrupt input 2		
P15 (INT3 / TC1)		latch must be set to "1".	External interrupt input 3 or Timer / Counter 1 input		
P14 (TC4 / PDO / PWM)	1/0 (1/0)		Timer counter 4 input or 8-bit programmable divider output or 8-bit PWM output		
P13 (DVO)	I/O (Output)		Divider output		
P12 (TC2 / PPG)	I/O (I/O)		Timer counter 2 input or Programmab pulse generator output		
P11 (INT1)	1/0/11		External interrupt input 1		
P10 (INT0)	l/O (Input)		External interrupt input 0		
P22 (XOUT)	I/O (Output)	3-bit input / output port with latch. When used as input port, or external	Resonator connectiong pins (32.768 kHz) For inputting external clock, XTIN is used		
P21 (XTIN)	1/0/(11)	interrupt input, STOP mode release signal	and XOUT is opened.		
P20 (INT5 / STOP)	I/O (Input)	input, the latch must be set to "1".	External interrupt input 5 or STOP mode release signal input		
P32 (SCK0)	1/0 (1/0)	3-bit programmable input/output ports (Sink open drain).	SIO0 serial clock input / output		
P31 (SDA / SO0)	I/O (I/O/Output)	Each bit of these ports can be individually configured as an input or an output under software control.	I ² C bus serial data input / output or SIG serial data output I ² C bus serial clock input / output or SIG serial data input		
P30 (SCL / SI0)	I/O (I/O/Input)	When used as a I ² C input/output, the latch must be set to "1"			
P47 (AIN7) to P40 (AIN0)	I/O (Input)	Two 8-bit programmable input / output ports (tri-state). Each bit of these ports can be individuallay configured as an input or an	A/D converter analog inputs		
P57 (AIN17) to	1/0 //====+	output under software control. When used as analog input, the P4CR and			
P50 (AIN10)	I/O (Input)	P5CR must be set to "0".			
P67 (V7) to P60 (V0)		Six 8-bit high breakdown voltage output			
P77 (V15) to P70 (V8)		ports with the latch.			
P87 (V23) to P80 (V16)		When used as a VFT driver output, the			
97 (V31) to P90 (V24)		latch must be cleared to "0".	VET driver output		
PD7 (V39) to PD0 (V32)	(Suspas)		VFT driver output		
PE7 (V47) toPE0 (V40)]	2 his binb bon-ladanan a transaction			
PF2 (V50) to PE0 (V48)		3-bit high breakdown voltage output ports with the latch. When used as a VFT driver output, the			

PIN NAME	Input / Output	FUNCTION
XIN, XOUT	Input, output	Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.
RESET	I/O	Reset signal input or watchdog timer output / address-trap-reset output / system-clock-reset outputed.
TEST	Input	Test pin for out-going test. Be tied to low.
VDD, VSS		+ 5V, 0V (GND)
VKK	Power Supply	VFT driver power supply
VAREF, VASS		Analog reference voltage inputs (High, Low)

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87CH75/M75. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Maps

1.2 Program Memory (ROM)

The 87CH75 has a $16K \times 8$ -bit (addresses $C000_H$ -FFFF_H), the 87CM75 has a $32K \times 8$ -bit (address 8000_H -FFFF_H) of program memory (mask programmed ROM).

Addresses FF00_H-FFFF_H in the program memory can also be used for special purposes.

- (1) Interrupt / Reset vector table (addresses FFE0_H-FFFF_H)

 This table consists of a reset vector and 16 interrupt vectors (2 bytes/vector). These vectors store a reset start address and interrupt service routine entry addresses.
- (2) Vector table for **vector call** instructions (addresses FFC0_H-FFDF_H)

 This table stores call vectors (subroutine entry address, 2 bytes/vector) for the vector call instructions [CALLV n]. There are 16 vectors. The CALLV instruction increases memory efficiency when utilized for frequently used subroutine calls (called from 3 or more locations).
- (3) Entry area (addresses FF00_H-FFFF_H) for **page call** instructions

 This is the subroutine entry address area for the page call instructions [CALLP n]. Addresses FF00_H-FFBF_H are normally used because address FFC0_H-FFFF_H are used for the vector tables.

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the current contents of the program counter (PC). There are relative jump and absolute jump instructions. The concepts of page or bank boundaries are not used in the program memory concerning any jump instruction.

Example: The relationship between the jump instructions and the PC.

- ① 5-bit PC-relative jump [JRS cc,\$+2+d] E8C4H: JRS T,\$+2+08H When JF = 1, the jump is made to E8CEH, which is 08H added to the contents of the PC. (The PC contains the address of the instruction being executed + 2; therefore, in this case, the PC contents are E8C4H + 2 = E8C6H.)
- ② 8-bit PC-relative jump [JR cc,\$+2+d] E8C4H: JR Z,\$+2+80H When ZF = 1, the jump is made to E846H, which is FF80H (-128) added to the current contents of the PC.
- ③ 16-bit absolute jump [JP a] E8C4H: JP 0C235H An unconditional jump is made to address C235_H. The absolute jump instruction can jump anywhere within the entire 64K-byte space.




Figure 1-2. Program Memory Map

In the TLCS-870 Series, the same instruction used to access the data memory (e. g. [LD A, (HL)]) is also used to read out fixed data (ROM data) stored in the program memory. The register-offset-PC-relative addressing (PC + A) instructions can also be used, and the code conversion, table look-up and n-way multiple-direction jump processing can easily be programmed.

Loads the ROM contents at the address specified by the HL register pair contents into the accumulator ($HL \ge A000_H$): LD A, (HL) ; A←ROM (HL) Converts BCD to 7-segment code (common anode LED). When A = 05H, 92H is Example 2 : output to port PO after executing the following program: LD (P0), (PC + A)ADD A, TABLE - \$ - 4 ; P0 ←ROM (TABLE + A) JRS T, SNEXT TABLE: DB 0C0H, 0F9H, 0A4H, 0B0H, 99H, 92H, 82H, 0D8H, 80H, 98H SNEXT: Notes: "\$" is a header address of ADD instruction. DB is a byte data difinition instruction. SHLC A (PC + A)N-way multiple jump in accordance with the contents of 34 accumulator ($0 \le A \le 3$): C2 SHLC ; if $A = 00_H$ then $PC \leftarrow C234_H$ Α 78 JΡ (PC + A)if $A = 01_H$ then $PC \leftarrow C378_H$ **C**3 37 if $A = 02_H$ then $PC \leftarrow DA37_H$ DΑ if $A = 03_H$ then $PC \leftarrow E1B0_H$ B0 0C234H, 0C378H, 0DA37H, 0E1B0H

1.3 Program Counter (PC)

Note: DW is a word data definition instruction.

The program counter (PC) is a 16-bit register which indicates the program memory address where the instruction to be executed next is stored. After reset, the user defined reset vector stored in the vector table (addresses FFFF_H and FFFE_H) is loaded into the PC; therefore, program execution is possible from any desired address. For example, when C0_H and 3E_H are stored at addresses FFFF_H and FFFE_H, respectively, the execution starts from address C03E_H after reset.

The TLCS-870 Series utilizes pipelined processing (instruction pre-fetch); therefore, the PC always indicates 2 addresses in advance. For example, while a 1-byte instruction stored at address C123_H is being executed, the PC contains C125_H.




Figure 1-3. Program Counter

1.4 Data Memory (RAM)

The 87CH75 have a 512×8 -bits (addresses 0040_H - $023F_H$), and the 87CM75 have a $1K \times 8$ bit (address 0040_H to $043F_H$) of data memory (static RAM). Figure 1-4 shows the data memory map.

Addresses 0000_H - $00FF_H$ are used as a direct addressing area to enhance instructions which utilize this addressing mode; therefore, addresses 0040_H - $00FF_H$ in the data memory can also be used for user flags or user counters. General-purpose register banks (8 registers \times 16 banks) are also assigned to the 128 bytes of addresses 0040_H - $00BF_H$. Access as data memory is still possible even when being used for registers. For example, when the contents of the data memory at address 0040_H is read out, the contents of the accumulator in the bank 0 are also read out. The stack can be located anywhere within the data memory except the register bank area. The stack depth is limited only by the free data memory size. For more details on the stack, see section "1.7 Stack and Stack Pointer".

The 87CH75/M75 cannot execute programs placed in the data memory. When the program counter indicates a data memory address, a bus error occurs and an address-trap-reset applies. The RESET pin goes low during the address-trap-reset.

Example 1: If bit 2 at data memory address 00C0_H is "1", 00_H is written to data memory at address 00E3_H; otherwise, FF_H is written to the data memory at address 00E3_H:

TEST (00C0H).2 ; if $(00C0_{H})_{2} = 0$ then jump

JRS T,SZERO

CLR (00E3H) ; $(00E3_{H}) \leftarrow 00_{H}$

JRS T,SNEXT

SZERO: LD (00E3H), 0FFH ; (00E3H) \leftarrow FF_H

 ${\bf SNEXT:}$

Example 2 : Increments the contents of data memory at address $00F5_{H,}$ and clears to 00_{H} when

10_H is exceeded:

INC (00F5H) ; $(00F5_H) \leftarrow (00F5_H) + 1$ AND (00F5H), 0FH ; $(00F5_H) \leftarrow (00F5_H)_{\wedge} 0F_H$

The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine. Note that the general-purpuse registers are mapped in the RAM; therefore, do not clear RAM at the current bank addresses.

Example 1: Clears RAM to "00H" except the bank 0: (87CH75/CM75)

LD HL, 0048H ; Sets start address to HL register pair
LD A, H ; Sets initial data (00_H) to A register
LD BC, 01F7H ; Sets number of byte to BC register pair

SRAMCLR: LD (HL+), A

DEC BC

JRS F, SRAMCLR




Figure 1-4. Data Memory Map

1.5 General-purpose Register Banks

The general-purpose registers are mapped into addresses 0040_H-00BF_H in the data memory as shown in Figure 1-4. There are 16 register banks, and each bank contains eight 8-bit registers W, A, B, C, D, E, H, and L. Figure 1-5 shows the general-purpose register bank configuration.




Figure 1-5. General-purpose Register Banks

In addition to access in 8-bit units, the registers can also be accessed in 16-bit units as the register pairs WA, BC, DE, and HL. Besides its function as a general-purpose register, the register also has the following functions:

(1) A, WA

The A register functions as an 8-bit accumulator and WA the register pair functions as a 16-bit accumulator (W is high byte and A is low byte). Registers other than A can also be used as accumulators for 8-bit operations.

Examples:	1	ADD A, B	; Adds B contents to A contents and stores the result into A.
	2	SUB WA, 1234H	; Subtracts 1234_H from WA contents and stores the result into WA.
	3	SUB E, A	; Subtracts A contents from E contents, and stores the result into E.

(2) HL, DE

The HL and DE specify a memory address. The HL register pair functions as data pointer (HL) / index register (HL + d) / base register (HL + C), and the DE register pair function as a data pointer (DE). The HL also has an auto-post- increment and auto-pre-decrement functions. This function simplifies multiple digit data processing, software LIFO (last-in first-out) processing, etc.

Example 1:	$\widehat{\mathbb{D}}$	LD	A, (HL)	;	Loads the memory contents at the address specified by HL into A.
C	2	LD	A, (HL + 52H)	;	Loads the memory contents at the address specified by the value obtained by adding $52_{\rm H}$ to HL contents into A.
C	3	LD	A, (HL + C)	;	Loads the memory contents at the address specified by the value obtained by adding the register C contents to HL contents into A.
(4	LD	A, (HL+)	;	Loads the memory contents at the address specified by HL into A. Then increments HL.
(5	LD	A, (– HL)	;	Decrements HL. Then loads the memory contents at the address specified by new HL into A.

The TLCS-870 Series can transfer data directly memory to memory, and operate directly between memory data and memory data. This facilitates the programming of block processing.

Example 2: Block transfer

; Sets (number of bytes to transfer) - 1 to B LD B, n-1LD HL, DSTA ; Sets destination address to HL LD DE, SRCA ; Sets source address to DE SLOOP: ; (HL) ← (DE) LD (HL), (DE) INC HL INC DE DEC В JRS F, SLOOP

(3) B, C, BC

Registers B and C can be used as 8-bit buffers or counters, and the BC register pair can be used as a 16-bit buffer or counter. The C register functions as an offset register for register-offset index addressing (refer to example 1 ③ above) and as a divisor register for the division instruction [DIV gg, C].

Example 1: Repeat processing

LD B, n ; Sets n as the number of repetitions to B

SREPEAT: processing (n + 1 times processing)

DEC B

JRS F, SREPEAT

Example 2 : Unsigned integer division (16-bit ÷ 8-bit)

DIV WA, C ; Divides the WA contents by the C contents, places the

quotient in A and the remainder in W.

The general-purpose register banks are selected by the 4-bit register bank selector (RBS). During reset, the RBS is initialized to "0". The bank selected by the RBS is called the current bank.

Together with the flag, the RBS is assigned to address 003F_H in the SFR as the program status word (PSW). There are 3 instructions [LD RBS, n], [PUSH PSW] and [POP PSW] to access the PSW. The PSW can be also operated by the memory access instruction.

Example 1 : Incrementing the RBS

INC (003FH) ; RBS \leftarrow RBS + 1

Example 2 : Reading the RBS

LD A, (003FH) ; $A \leftarrow PSW (A_{3-0} \leftarrow RBS, A_{7-4} \leftarrow Flags)$

Highly efficient programming and high-speed task switching are possible by using bank changeover to save registers during interrupt and to transfer parameters during subroutine processing.

During interrupt, the PSW is automatically saved onto the stack. The bank used before the interrupt was accepted is restored automatically by executing an interrupt return instruction [RETI]/[RETN]; therefore, there is no need for the RBS save/restore software processing.

The TLCS-870 Series supports a maximum of 15 interrupt sources. One bank is assigned to the main program, and one bank can be assigned to each source. Also, to increase the efficiency of data memory usage, assign the same bank to interrupt sources which are not nested.

Example: Saving /restoring registers during interrupt task using bank changeover.

PINT1: LD RBS, n ; RBS ← n (Bank changeover)

Interrupt processing ; Maskable interrupt return (Bank restoring)

1.6 Program Status Word (PSW)

The program status word (PSW) consists of a register bank selector (RBS) and four flags, and the PSW is assigned to address $003F_{\rm H}$ in the SFR.

The RBS can be read and written using the memory access instruction (e. g. [LD A, (003FH)], [LD (003FH), A], however the flags can only be read. When writing to the PSW, the change specified by the instruction is made without writing data to the flags. For example, when the instruction [LD (003FH), 05H] is executed, "5" is written to the RBS and the JF is set to "1", but the other flags are not affected. [PUSH PSW] and [POP PSW] are the PSW access instructions.

1.6.1 Register Bank Selector (RBS)

The register bank selector (RBS) is a 4-bit register used to select general-purpose register banks. For example, when RBS = 2, bank 2 is currently selected. During reset, the RBS is initialized to "0".




Figure 1-6. PSW (Flags, RBS) Configuration

1.6.2 Flags

The flags are configured with the upper 4 bits: a zero flag, a carry flag, a half carry flag and a jump status flag. The flags are set or cleared under conditions specified by the instruction. These flags except the half carry flag are used as jump condition "cc" for conditional jump instructions [JR cc, +2 + d]/[JRS cc, +2 + d]. After reset, the jump status flag is initialized to "1", other flags are not affected.

(1) Zero flag (ZF)

The ZF is set to "1" if the operation result or the transfer data is 00_H (for 8-bit operations and data transfers)/ 0000_H (for 16-bit operations); otherwise the ZF is cleared to "0".

During the bit manipulation instruction [SET, CLR, and CPL], the ZF is set to "1" if the contents of the specified bit is "0"; otherwise the ZF is cleared to "0".

This flag is set to "1" when the upper 8 bits of the product are 00_H during the multiplication instruction [MUL], and when 00_H for the remainder during the division instruction [DIV]; otherwise it is cleared to "0".

(2) Carry flag (CF)

The CF is set to "1" when a carry out of the MSB (most significant bit) of the result occurred during addition or when a borrow into the MSB of the result occurred during subtraction; otherwise the CF is cleared to "0". During division, this flag is set to "1" when the divisor is 00_H (divided by zero error), or when the quotient is 100_H or higher (overflow error); otherwise it is cleared. The CF is also affected during the shift/rotate instructions [SHLC, SHRC, ROLC, and RORC]. The data shifted out from a register is set to the CF.

This flag is also a 1-bit register (a boolean accumulator) for the bit manipulation instructions. Set/clear/complement are possible with the CF manipulation instructions.

Example 1: Bit manipulation

LD CF, (0007H) . 5 ; $(0001_H)_2 \leftarrow (0007_H)_5 \forall (009A_H)_0$ XOR CF, (009AH) . 0LD (0001H) . 2, CF

Example 2: Arithmetic right shift

LD CF, A.7 RORC A

(3) Half carry flag (HF)

The HF is set to "1" when a carry occurred between bits 3 and 4 of the operation result during an 8-bit addition, or when a borrow occurred from bit 4 into bit 3 of the result during an 8-bit subtraction; otherwise the HF is cleared to "0". This flag is useful in the decimal adjustment for BCD operations (adjustments using the [DAA r], or [DAS r] instructions).

Example: BCD operation

(The A becomes $47_{\rm H}$ after executing the following program when A = $19_{\rm H}$, B = $28_{\rm H}$)

ADD A, B ; $A \leftarrow 41_H$, $HF \leftarrow 1$

; $A \leftarrow 41_H + 06_H = 47_H$ (decimal-adjust) DAA

(4) Jump status flag (JF)

Zero or carry information is set to the JF after operation (e. g. INC, ADD, CMP, TEST).

The JF provides the jump condition for conditional jump instructions [JRS T/F, \$ + 2 + d], [JR T/F, +2+d (T or F is a condition code). Jump is performed if the JF is "1" for a true condition (T), or the JF is "0" for a false condition (F).

The JF is set to "1" after executing the load/exchange/swap/nibble rotate/jump instruction, so that [JRS T, \$ + 2 + d] and [JR T, \$ + 2 + d] can be regarded as an unconditional jump instruction.

Example: Jump status flag and conditional jump instruction

INC JRS T, SLABLE1 ; Jump when a carry is caused by the immediately : preceding operation instruction. LD

A, (HL)

JRS T, SLABLE2 ; JF is set to "1" by the immediately preceding : instruction, making it an unconditional jump

instruction.

Example: The accumulator and flags will become as shown below after executing the following instructions when the WA register pair, the HL register pair, the data memory at address 00C5H, the carry flag and the half carry flag contents being "219AH", "00C5H", "D7H", "1" and "0", respectively.

Instruction		Acc. after	Flag after execution				
		execution	JF	ZF	CF	HF	
ADDC	A, (HL)	72	1	0	1	1	
SUBB	A, (HL)	C2	1	0	1	0	
СМР	A, (HL)	9A	0	0	1	0	
AND	A, (HL)	92	0	0	1	0	
LD	A, (HL)	D7	1	0	1	0	
ADD	A, 66H	00	1	1	1	1	

Instruction	Acc. after	Flag after execution				
msa dealon	execution	JF	ZF	CF	HF	
INC A	9В	0	0	1	0	
ROLC A	35	1	0	1	0	
RORC A	CD	0	0	0	0	
ADD WA, 0F508H	16A2	1	0	1	0	
MUL W, A	13DA	0	0	1	0	
SET A.5	ВА	1	1	1	0	

1.7 Stack and Stack Pointer

1.7.1 Stack

The stack provides the area in which the return address or status, etc. are saved before a jump is performed to the processing routine during the execution of a subroutine call instruction or the acceptance of an interrupt. On a subroutine call instruction, the contents of the PC (the return address) is saved; on an interrupt acceptance, the contents of the PC and the PSW are saved (the PSW is pushed first, followed by PCH and PCL). Therefore, a subroutine call occupies two bytes on the stack; an interrupt occupies three bytes.

When returning from the processing routine, executing a subroutine return instruction [RET] restores the contents to the PC from the stack; executing an interrupt return instruction [RETI] / [RETN] restores the contents to the PC and the PSW (the PC_I is popped first, followed by PC_H and PSW).

The stack can be located anywhere within the data memory space except the register bank area, therefore the stack depth is limited only by the free data memory size.

1.7.2 Stack Pointer (SP)

The stack pointer (SP) is a 16-bit register containing the address of the next free locations on the stack.

The SP is postdecremented when a subroutine call or a push instruction is executed, or when an interrupt is accepted; and the SP is preincremented when a return or a pop instruction is executed. Figure 1-8 shows the stacking order.




Figure 1-7. Stack Pointer

The SP is not initialized hardware-wise but requires initialization by an initialize routine (sets the highest stack address). [LD SP, mn], [LD SP, gg] and [LD gg, SP] are the SP access instructions (mn; 16-bit immediate data, gg; register pair).

Example 1: To initialize the SP

LD SP, 023FH ; SP←023F_H

Example 2: To read the SP

LD HL, SP ; HL←SP




Figure 1-8. Stack

1.8 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.




Figure 1-9. System Clock Controller

1.8.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and on-chip peripheral hardware. It contains two oscillation circuits: one for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the system clock controller to low-power operation based on the low-frequency clock.

The high-frequency (fc) and low-frequency (fs) clocks can be easily obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to the XIN/XTIN pin with the XOUT/XTOUT pin not connected.




Figure 1-10. Examples of Resonator Connection

Note: Accurate Adjustment of the Oscillation Frequency:

Although no hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by providing a program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

Example: To output the high-frequency oscillation frequency adjusting monitor pulse to P13 (DVO) pin.

SFCCHK: LD (P1CR), 00001000B ; Configures port P13 as an output output waveform P13 output latch ← 1 SET (P1).3 LD 11100000B ; **Enables divider output** (TBTCR), JRS T, \$ Loops endless fc/1024

1.8.2 Timing Generator

The timing generator generates from the basic clock the various system clocks supplied to the CPU core and peripheral hardware. The timing generator provides the following functions:

- ① Generation of main system clock
- ② Generation of divider output (DVO) pulses
- 3 Generation of source clocks for time base timer
- 4 Generation of source clocks for watchdog timer
- ⑤ Generation of internal source clocks for timer/counters TC1 TC4
- 6 Generation of internal clocks for serial interfaces SIO and HSO
- (7) Generation of source clocks for VFT driver circuit
- Generation of warm-up clocks for releasing STOP mode
- 9 Generation of a clock for releasing reset output

(1) Configuration of Timing Generator

The timing generator consists of a 21-stage divider with a divided-by-4 prescaler, a main system clock generator, and machine cycle counters. An input clock to the 7th stage of the divider depends on

the operating mode and DV7CK (bit 4 in TBTCR) shown in Figure 1-11 as follows.

During reset and upon releasing STOP mode, the divider is cleared to "0", however, the prescaler is not cleared.

- In the single-clock mode
 A divided-by-256 of high-frequency clock (fc/28) is input to the 7th stage of the divider.
- ② In the dual-clock mode

 During NORMAL2 or IDLE2 mode (SYSCK = 0), an input clock to the 7th stage of the divider can be selected either "fc/28" or "fs" with DV7CK.

 During SLOW or SLEEP mode (SYSCK = 1), "fs" is automatically input to the 7th stage. To input clock to the 1st stage is stopped; output from the 1st to 6th stages is also stopped.




Figure 1-11. Configuration of Timing Generator




Figure 1-12. Timing Generator Control Register

(2) Machine Cycle

Instruction execution and on-chip peripheral hardware operation are synchronized with the main system clock. The minimum instruction execution unit is called an "machine cycle". There are a total of 10 different types of instructions for the TLCS-870 Series: ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles forexecution.

A machine cycle consists of 4 states (S0 - S3), and each state consists of one main system clock.




Figure 1-13. Machine Cycle

1.8.3 Stand-by Controller

The stand-by controller starts and stops the oscillation circuits for the high-frequency and low-frequency clocks, and switches the main system clock. There are two operating modes: single-clock and dual-clock. These modes are controlled by the system control registers (SYSCR1, SYSCR2).

Figure 1-14 shows the operating mode transition diagram and Figure 1-15 shows the system control registers. Either the single-clock or the dual-clock mode can be selected by an option during reset.

(1) Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. In the single-clock mode, the machine cycle time is 4/fc [s] (0.5 μ s at fc = 8 MHz).

① NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. In the case where the single-clock mode has been selected as an option, the 87CH75/M75 are placed in this mode after reset.

② IDLE1 mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate using the high-frequency clock). IDLE1 mode is started by setting IDLE bit in the system control register 2 (SYSCR2), and IDLE1 mode is released to NORMAL1 mode by an interrupt request from the on-chip peripherals or external interrupt inputs. When IMF (interrupt master enable flag) is "1" (interrupt enable), the execution will resume upon acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When IMF is "0" (interrupt disable), the execution will resume with the instruction which follows IDLE mode start instruction.

3 STOP1 mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with the lowest power consumption during this mode. The output status of all output ports can be set to either output hold or high-impedance under software control.

STOP1 mode is started by setting STOP bit in the system control register 1 (SYSCR1), and STOP1 mode is released by an input (either level-sensitive or edge-sensitive can be programmably selected) to the STOP pin. After the warming-up period is completed, the execution resumes with the next instruction which follows the STOP mode start instruction.

(2) Dual-clock mode

Both the high-frequency and low-frequency oscillation circuits are used in this mode. P21 (XTIN) and P22 (XTOUT) pins cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is 4/fc [s] (0.5 μ s at fc = 8 MHz) in NORMAL2 and IDLE2 modes, and 4/fs [s] (122 μ s at fs = 32.768 kHz) in SLOW and SLEEP modes. Note that the 87PM75 is placed in the single-clock mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on by executing [SET (SYSCR2).XTEN] instruction.

① NORMAL2 mode

In this mode, the CPU core is operated using the high-frequency clock. The on-chip peripherals are operated on the high-frequency clock and/or low-frequency clock. In case that the dual-clock mode has been selected as an option, the 87CH75/M75 are placed in this mode after reset.

② SLOW mode

This mode can be used to reduce power-consumption by turning off oscillation of the high-frequency clock. The CPU core and on-chip peripherals are operated using the low-frequency clock.

Switching back and forth between NORMAL2 and SLOW modes is performed by the system control register 2.

3 IDLE2 mode

In this mode, the internal oscillation circuits remain active. The CPU and the watchdog timer are halted; however, on-chip peripherals operate using the high-frequency clock and/or the low-frequency clock. Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

4 SLEEP mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high-frequency clock are halted; however, on-chip peripherals operate using the low-frequency clock. Starting and releasing of SLEEP mode is the same as for IDLE1 mode, except that operation returns to SLOW mode.

⑤ STOP2 mode

As in STOP1 mode, all system operations are halted in this mode.




Figure 1-14. Operating Mode Transition Diagram

System Control Register 1 SYSCR1 STOP RELM RETM OUTEN (Initial value: 0000 00**) (0038_{H}) 0: CPU core and peripherals remain active STOP STOP mode start 1: CPU core and peripherals are halted (start STOP mode) Release method 0: Edge-sensitive release RELM for STOP mode 1: Level-sensitive release Operating mode 0: Return to NORMAL mode R/W RETM after STOP mode 1: Return to SLOW mode Port output control 0: High-impedance OUTEN during STOP mode 1: Remain unchanged 00: 3×2^{19} / fc or $3 \times 2^{13} / fs$ [s] Warming-up time at WUT 01: 2¹⁹ / fc or 213 / fs releasing STOP mode 1*: Reserved Note 1: Always set RETM to "0" when transiting from NORMAL1 mode to STOP1 mode and from Normal2 mode to STOP2 mode. Always set RETM to "1" when transiting from SLOW mode to STOP2 mode. When STOP mode is released with RESET pin input, a return is made to NORMAL mode regardless Note 2: of the RETM contents. Note 3: fc ; high-frequency clock [Hz] fs ; low-frequency clock [Hz] * ; don't care Note 4: Bits 1 and 0 in SYSCR1 are read in as undefined data when a read instruction is executed. Note 5: In STOP operation by setting OUTEN = "0", an internal input is always set to "0" so that an interrupt of the falling edge may be set. System Control Register 2 SYSCR2 (Initial value: 10/100 ****) XEN XTEN SYSCK (0039_{H}) 0: Turn off oscillation High-frequency oscillator XEN control 1: Turn on oscillation 0: Turn off oscillation Low-frequency oscillator **XTEN** control 1: Turn on oscillation R/W Main system clock select 0: High-frequency clock **SYSCK** (write)/main system clock 1: Low-frequency clock monitor (read) 0 : CPU and watchdog timer remain active IDLE **IDLE** mode start 1 : CPU and watchdog timer are stopped (start IDLE mode) A reset is applied (RESET pin output goes low) if both XEN and XTEN are cleared to "0". Note 1: Do not clear XEN to "0" when SYSCK = 0, and do not clear XTEN to "0" when SYSCK = 1. Note 2: Note 3: WDT; watchdog timer, *; don't care Note 4: Bits 3 - 0 in SYSCR2 are always read in as "1" when a read instruction is executed. Note 5: An optional initial value can be selected for XTEN. Always specify when ordering ES (engineering sample). **XTEN** operating mode after reset 0 Single-clock mode (NORMAL1) 1 Dual-clock mode (NORMAL2)

Figure 1-15. System Control Registers

1.8.4 Operating Mode Control

(1) **STOP** mode (STOP1, STOP2)

STOP mode is controlled by the system control register 1 (SYSCR1) and the STOP pin input. The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting STOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- ① Oscillations are turned off, and all internal operations are halted.
- ② The data memory, registers and port output latches are all held in the status in effect before STOP mode was entered. The port output can be select either output hold or highimpedance by setting OUTEN (bit 4 in SYSCR1).
- 3 The divider of the timing generator is cleared to "0".
- The program counter holds the address of the instruction following the instruction which started STOP mode.

STOP mode includes a level-sensitive release mode and an edge-sensitive release mode, either of which can be selected with RELM (bit 6 in SYSCR1).

a. Level-sensitive release mode (RELM = 1)

In this mode, STOP mode is released by setting the STOP pin high. This mode is used for capacitor back-up when the main power supply is cut off and for long term battery back-up. When the STOP pin input is high, executing an instruction which starts the STOP mode will not place in the STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start the STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low. The following method can be used for confirmation:

Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).

Example: Starting STOP mode with an INT5 interrupt.

PINT5: **TEST** (P2).0 ; To reject noise, STOP mode does not start if port P20 is at high **JRS** F, SINT5 LD (SYSCR1), 01000000B ; Sets up the level-sensitive release mode. (SYSCR1).7 SET Starts STOP mode (IL), 1111011101010111B ; IL11, 7, 5, 3 ← 0 (Clears interrupt latehes) LDW SINT5: RETI




Figure 1-16. Level-sensitive Release Mode

Note: When changing to the level-sensitive release mode from the edge-sensitive release mode, the release mode is not switched until a rising edge of the STOP pin input is detected.

b. Edge-sensitive release mode (RELM = 0)

In this mode, STOP mode is released by a rising edge of the STOP pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the STOP pin.

In the edge-sensitive release mode, STOP mode is started even when the STOP pin input is high.

Example: Starting STOP mode operation in the edge-sensitive release mode

PINT5 : LD (SYSCR1),00000000B ; OUTEN \leftarrow 0 (specifies high-impedance) DI ; IMF \leftarrow 0 (disables interrupt service) SET (SYSCR1). STOP ; STOP \leftarrow (activates stop mode) LDW (IL), 111101110101111B ; IL11, 7, 5, 3 \leftarrow 0 (Clears interrupt latehes) EI ; IMF \leftarrow 1 (enables interrupt service)




Figure 1-17. Edge-sensitive Release Mode

STOP mode is released by the following sequence:

- ① In the dual-clock mode. When returning to NORMAL2, both the high-frequency and low-frequency clock oscillators are turned on; when returning to SLOW mode, only the low-frequency clock oscillator is turned on. When returning to Normal 1, only the high-frequency clock oscillator is turned on.
- ② A warming-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Two different warming-up times can be selected with WUT (bits 2 and 3 in SYSCR1) as determined by the resonator characteristics.
- When the warming-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction (e.g. [SET (SYSCR1). 7]). The start is made after the divider of the timing generator is cleared to "0".

Table 1-1. Warming-up Time example

Retui	rn to NORMAL1 mode	Return to SLOW mode			
WUT	At fc = 4.194304 MHz	At fc = 8 MHz	WUT	At fs = 32.768 kHz	
3×2 ¹⁹ /fc [s] 2 ¹⁹ /fc	375 [ms] 125	196.6 [ms] 65.5	3 × 2 ¹³ / fs [s] 2 ¹³ / fs	750 [ms] 250	

Note: The warming-up time is obtained by dividing the basic clock by the divider: therefore, the warming-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warming-up time must be considered an approximate value.

STOP mode can also be released by setting the RESET pin low, which immediately performs the normal reset operation.




Figure 1-18. STOP Mode Start / Release

Note: When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing the STOP mode. The RESET pin input must also be high, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower rate than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (hysteresis input).

(2) IDLE mode (IDLE1, IDLE2, SLEEP)

IDLE mode is controlled by the system control register 2 and maskable interrupts. The following status is maintained during IDLE mode.

- ① Operation of the CPU and watchdog timer is halted. The on-chip peripherals continue to operate.
- ② The data memory, CPU registers and port output latches are all held in the status in effect before IDLE mode was entered.
- ③ The program counter holds the address of the instruction following the instruction which started IDLE mode.

IDLE mode includes a normal release mode and an interrupt release mode. Selection is made with the interrupt master enable flag (IMF). Releasing the IDLE mode returns from IDLE1 to NORMAL1, from IDLE2 to NORMAL2, and from SLEEP to SLOW mode.

a. Normal release mode (IMF = "0")

IDLE mode is released by any interrupt source enabled by the individual interrupt enable flag (EF) or an external interrupt 0 (INTO pin) request. Execution resumes with the instruction following the IDLE mode start instruction (e.g. [SET (SYSCR2).4]).




Figure 1-19. IDLE Mode

b. Interrupt release mode (IMF = "1")

IDLE mode is released and interrupt processing is started by any interrupt source enabled with the individual interrupt enable flag (EF) or an external interrupt 0 (INTO pin) request. After the interrupt is processed, the execution resumes from the instruction following the instruction which started IDLE mode.

IDLE mode can also be released by setting the $\overline{\text{RESET}}$ pin low, which immediately performs the reset operation. After reset, the 87CH75/M75 are placed in NORMAL mode.

Note: When a watchdog timer interrupt is generated immediately before IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.




Figure 1-20. IDLE Mode Start/Release

(3) SLOW mode

SLOW mode is controlled by the system control register 2 and the timer/counter 2.

a. Switching from NORMAL2 mode to SLOW mode

First, set SYSCK (bit 5 in SYSCR2) to switch the main system clock to the low-frequency clock. Next, clear XEN (bit 7 in SYSCR2) to turn off high-frequency oscillation.

The high frequency clock can be continued oscillation in order to return to NORMAL2 mode from SLOW mode quickly. Always turn off oscillation of high frequency clock when switching from SLOW mode to STOP mode.

When the low-frequency clock oscillation is unstable, wait until oscillation stabilizes before performing the above operations. The timer/counter 2 (TC2) can conveniently be used to confirm that low-frequency clock oscillation has stabilized.

Example 1: Switching from NORMAL2 mode to SLOW mode.

SET (SYSCR2).5 : SYSCK←1 (Switches the main system clock to the low-frequency clock) CLR (SYSCR2).7 ; XEN←0 (turns off high-frequency oscillation)

Example 2: Switching to SLOW mode after low-frequency clock oscillation has stabilized.

LD (TC2CR), 14H ; Sets TC2 mode (timer mode, source clock: fs) LDW (TREG2), 8000H ; Sets warming-up time (according to Xtal characteristics) SFT (EIRH) . EF14 ; Enable INTTC2 interrupt LD (TC2CR), 34H ; Starts TC2 : LD (TC2CR), 10H ; Stops TC2 SET (SYSCR2).5 ; SYSCK←1 CLR (SYSCR2).7 ; XEN←0 RETI

DW PINTTC2 : INTTC2 vector table

b. Switching from SLOW mode to NORMAL2 mode

PINTTC2:

VINTTC2:

First, set XEN (bit 7 in SYSCR2) to turn on the high-frequency oscillation. When time for stabilization (warm-up) has been taken by the timer/counter 2 (TC2), clear SYSCK (bit 5 in SYSCR2) to switch the main system clock to the high-frequency clock.

SLOW mode can also be released by setting the RESET pin low, which immediately performs the reset operation. After reset, the 87CC78/H78/K78/M78 are placed in NORMAL mode.

Example: Switching from SLOW mode to NORMAL2 mode (fc = 8 MHz, warming-up time is about 7.9 ms).

(turns on high-frequency oscillation) SET (SYSCR2).7 ; XEN←1 LD (TC2CR), 10H : Sets TC2 mode (timer mode, source clock: fc) LD (TREG2 + 1), 0F8H ; Sets the warming-up time (according to frequency and resonator characteristics) SET (EIRH) . EF14 ; Enable INTTC2 interrupt LD (TC2CR), 30H ; Starts TC2 PINTTC2: LD (TC2CR), 10H ; Stops TC2 CLR (SYSCR2).5 ; SYSCK←0 (Switches the main system clock to the high-frequency clcok) RETI VINTTC2: DW PINTTC2 : INTTC2 vector table




Figure 1-21. Switching between the NORMAL2 and SLOW Modes

1.9 Interrupt Controller

The 87CH75/M75 each have a total of 15 interrupt sources: 6 externals and 9 internals. Nested interrupt control with priorities is also possible. Two of the internal sources are pseudo non-maskable interrupts; the remainder are all maskable interrupts.

Interrupt latches (IL) that hold the interrupt requests are provided for interrupt sources. Each interrupt vector is independent.

The interrupt latch is set to "1" when an interrupt request is generated and requests the CPU to accept the interrupt. The acceptance of maskable interrupts can be selectively enabled and disabled by the program using the interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). When two or more interrupts are generated simultaneously, the interrupt is accepted in the highest priority order as determined by the hardware. Figure 1-22 shows the interrupt controller.

	I	nterrupt Source	Enable Condition	Interrupt Latch	Vector Table Address	Priority
Internal/ External	(Reset)		Non-Maskable	_	FFFE _H	High 0
Internal	INTSW	(Software interrupt)	Pseudo	_	FFFC _H	1
Internal	INTWDT	(Watchdog Timer interrupt)	non-maskable	IL ₂	FFFA _H	2
External	INT0	(External interrupt 0)	IMF = 1, INT0EN = 1	IL ₃	FFF8 _H	3
Internal	INTTC1	(16-bit TC1 interrupt)	IMF • EF ₄ = 1	IL ₄	FFF6 _H	4
External	INT1	(External interrupt 2)	IMF · EF ₅ = 1	IL ₅	FFF4 _H	5
Internal	INTTBT	(Time Base Timer interrupt)	IMF · EF ₆ = 1	IL ₆	FFF2 _H	6
External	INT2	(External interrupt 2)	IMF • EF ₇ = 1	IL ₇	FFF0 _H	7
Internal	INTTC3	(8-bit TC3 interrupt)	IMF · EF ₈ = 1	IL ₈	FFEE _H	8
Internal	INTSBI	(Serial Bus Interface interrupt)	IMF · EF ₉ = 1	IL ₉	FFEC _H	9
Internal	INTTC4	(8-bit TC4 interrupt)	IMF · EF ₁₀ = 1	IL ₁₀	FFEA _H	10
External	INT3	(External interrupt 3)	IMF • EF ₁₁ = 1	IL ₁₁	FFE8 _H	11
External	INT4	(External interrupt 4)	IMF • EF ₁₂ = 1	IL ₁₂	FFE6 _H	12
Internal	INTSIO1	(Serial interface1 interrupt)	IMF • EF ₁₃ = 1	IL ₁₃	FFE4 _H	13
Internal	INTTC2	(16-bit TC2 interrupt)	IMF • EF ₁₄ = 1	IL ₁₄	FFE2 _H	14
External	INT5	(External interrupt 5)	IMF • EF ₁₅ = 1	IL ₁₅	FFE0 _H	Low 15

Table 1-2. Interrupt Sources

(1) Interrupt Latches (IL 15-2)

Interrupt latches are provided for each source, except for a software interrupt. The latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The latch is cleared to "0" just after the interrupt is accepted. All interrupt latches are initialized to "0" during reset.

Interrupt latches are assigned to addresses $003C_H$ and $003D_H$ in the SFR. Each latch can be cleared to "0" individually by an instruction; however, the read-modify-write instruction such as bit manipulation or operation instructions cannot be used (Do not clear the IL_2 for a watchdog timer intlerrupt to "0"). Thus, interrupt requests can be canceled and initialized by the program. Note that interrupt latches cannot be set to "1" by any instruction.

The contents of interrupt latches can be read out by an instruction. Therefore, testing interrupt requests by software is possible.

Example 1: Clears interrupt latches

LDW (IL), 1110100000111111B ; $L_{10} - L_{6} \leftarrow 0$

Example 2: Reads interrupt latches

 $LD \hspace{1cm} WA, \hspace{1cm} (IL) \hspace{1cm} ; \hspace{1cm} W \leftarrow \hspace{-1cm} IL_H, \hspace{1cm} A \leftarrow \hspace{-1cm} IL_L$




Figure 1-22. Interrupt Controller Block Diagram

Example 3: Tests an interrupt latch TEST (IL).7 ; if $IL_7 = 1$ then jump JR F, SSET

(2) Interrupt Enable Register (EIR)

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the pseudo non-maskable interrupts (software and watchdog timer interrupts). Pseudo non-maskable interrupts are accepted regardless of the contents of the EIR; however, the pseudo non-maskable interrupts cannot be nested more than once at the same time. For example, the watchdog timer interrupt is not accepted during the software interrupt service.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). This register is assigned to addresses $003A_H$ and $003B_H$ in the SFR, and can be read and written by an instruction (including read-modify-write instructions such as bit manipulation instructions).

1 Interrupt Master enable Flag (IMF)

The interrupt master enable flag (IMF) enables and disables the acceptance of all interrupts, except for pseudo non-maskable interrupts. Clearing this flag to "0" disables the acceptance of all maskable interrupts. Setting to "1" enables the acceptance of interrupts. When an interrupt is accepted, this flag is cleared to "0" to temporarily disable the acceptance of maskable interrupts. After execution of the interrupt service program, this flag is set to "1" by the maskable interrupt return instruction [RETI] to again enable the acceptance of interrupts. If an interrupt request has already been occurred, interrupt service starts immediately after execution of the [RETI] instruction.

Pseudo non-maskable interrupts are returned by the [RETN] instruction. In this case, the IMF is set to "1" only when pseudo non-maskable interrupt service is started with interrupt acceptance enabled (IMF = 1). Note that the IMF remains "0" when cleared by the interrupt service program.

The IMF is assigned to bit 0 at address 003A_H in the SFR, and can be read and written by an instruction. The IMF is normally set and cleared by the [EI] and [DI] instructions, and the IMF is initialized to "0" during reset.

Note: Do not set IMF to "1" during non-maskable interrupt service programs.

② Individual interrupt Enable Flags (EF₁₅ – EF₄)

These flags enable and disable the acceptance of individual maskable interrupts, except for an external interrupt 0. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of an interrupt, setting the bit to "0" disables acceptance.

Example 1: Sets EF for individual interrupt enable, and sets IMF to "1".

LDW (EIR), 1110100010100001B ; $EF_{15}-EF_{13}$, EF_{11} , EF_{7} , EF_{5} , $IMF\leftarrow 1$ Example 2 : Sets an individual interrupt enable flag to "1".

SET (EIRH).4 ; EF₁₂←1




Figure 1-23. Interrupt Latch (IL) and Interrupt Enable Register (EIR)

1.9.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4 μ s at fc = 8 MHz in the NORMAL mode) after the completion of the current instruction execution. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for pseudo non-maskable interrupts).

(1) Interrupt acceptance processing is as follows:

- ① The interrupt master enable flag (IMF) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
- ② The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
- ③ The contents of the program counter (return address) and the program status word are saved (pushed) on the stack.
- The entry address of the interrupt service program is read from the vector table, and the entry address is loaded to the program counter.
- ⑤ The instruction stored at the entry address of the interrupt service program is executed.





Figure 1-24. Timing Chart of Interrupt Acceptance and Interrupt Return Instruction

Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program.



A maskable interrupt is not accepted until the IMF is set to "1" even if a maskable interrupt of higher priority than that of the current interrupt being serviced.

When nested interrupt service is necessary, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags. However, an acceptance of external interrupt 0 cannot be disabled by the EF; therefore, if disablement is necessary, either the external interrupt function of the INTO pin must be disabled with the INTOEN in the external interrupt control register (EINTCR) or interrupt processing must be avoided by the program.

Example 1: Disables an external interrupt 0 using INT0EN

LD (EINTCR), 00000000B ; INT0EN←0

Example 2: Disables the processing of external interrupt 0 under the software control (using bit 0 at address 00FO_H as the interrupt processing disable switch)

PINT0: TEST (00F0H) . 0 ; Return without interrupt processing if $(00F0_H)_0 = 1$ JRS T, SINT0 RETI

SINT0: Interrupt processing RETI

VINT0: DW PINT0

(2) General-purpose registers save/restore processing

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but not the accumulator and other registers. These registers are saved by the program if necessary. Also, when nesting multiple interrupt services, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose registers:

① General-purpose register save/restore by register bank changeover:
The general-purpose registers can be saved at high-speed by switching to a register bank that is not in use. Normally, bank 0 is used for the main task and banks 1 to 15 are assigned to interrupt service tasks. To increase the efficiency of data memory utilization, the same bank is assigned for interrupt sources which are not nested.

The switched bank is automatically restored by executing an interrupt return instruction [RETI] or [RETN]. Therefore, it is not necessary for a program to save the RBS.

Example: Register Bank Changeover

PINTxx : LD RBS, n
interrupt processing
RETI

Switches to bank n (1 μ s at 8 MHz)

; Restores bank and Returns




Figure 1-25. Saving/Restoring General-purpose Registers

② General-purpose register save/restore using push and pop instructions: To save only a specific register, and when the same interrupt source occurs more than once, the general-purpose registers can be saved/restored using push/pop instructions. of an interrupt

interrupt return instruction

Example: Register save using push and pop instructions PINTxx: **PUSH** WA ; Save WA register pair interrupt processing POP WA Restore WA register pair RETI Return Address (example) 023A_H SP 023B Α 023C W SP SP PC_{L} PC_L 023D PCH PC_H 023E PC_H 023F **PSW PSW PSW** SΡ At acceptance At execution At execution At execution of an

③ General-purpose registers save/restore using data transfer instructions: Data transfer instructions can be used to save only a specific general-purpose register during processing of a single interrupt.

of a pop instruction

Example: Saving/restoring a register using data transfer instructions

PINTxx : LD (GSAVA), A ; Save A register

interrupt processing

of a push instruction

LD A, (GSAVA) ; Restore A register

RETI ; Return from interrupt service

The interrupt return instructions [RETI] / [RETN] perform the following operations.

	[RETI] Maskable interrupt return		[RETN] Non-maskable interrupt return
1	The contents of the program counter and the program status word are restored from the stack.	1	The contents of the program counter and program status word are restored from the stack.
2	The stack pointer is incremented 3 times.	2	The stack pointer is incremented 3 times.
3	The interrupt master enable flag is set to "1".	3	The interrupt master enable flag is set to "1" only when a non-maskable interrupt is accepted in interrupt enable status. However, the interrupt master enable flag remains at "0" when so clear by an interrupt service program.

<u>Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.</u>

Note: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.9.2 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will not generate a software interrupt but will result in the same operation as the [NOP] instruction. Thus, the [SWI] instruction behaves like the [NOP] instruction.

Use the [SWI] instruction only for detection of the address error or for debugging.

Address Error Detection

FF_H is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address. Code FF_H is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FF_H to unused areas of the program memory. the address trap reset is generated in case that an instruction is fetched from RAM or SFR areas.

Note: The fetch data from addresses 7F80_H to 7FFF_H (test ROM area) for 87CH75/M75 is not "FF_H".

② Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.9.3 External Interrupts

The 87CH75/M75 each have six external interrupt inputs (INT0, INT1, INT2, INT3, INT4 and INT5). Four of these are equipped with digital noise rejection circuits (pulse inputs of less than a certain time are eliminated as noise). Edge selection is also possible with INT1, INT2, INT3 and INT4.


The INTO/P10 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise rejection control and $\overline{\text{INTO}}/\text{P10}$ pin function selection are performed by the external interrupt control register (EINTCR). When INT0EN = 0, the IL₃ will not be set even if the falling edge of $\overline{\text{INT0}}$ pin input is detected.

Table 1-3 (a). External Interrupts

Carrage	Di-	Secondary	Enable		Edge		Secondary function pin
Source	Pin	function pin	conditions	rising	falling	both	Secondary function pin
INT0	ĪNT0	P10	IMF = 1 INT0EN = 1	-	0	_	– (hysteresis input)
INT1	INT1	P11	IMF · EF ₅ = 1	INT1ES = 0	INT1ES = 1	-	Pulses of less than 15/fc or 63/fc [s] are eliminated as noise. Pulses of equal to or more than 48/fc or 192/fc [s] are regarded as be signals.
INT2	INT2	P16	IMF · EF ₇ = 1 INT2W = 0	INT2ES = 0	INT2ES = 1	-	For falling or rising edge, pulses of less than 7/fc [s] are eliminated as noise. Pulses of equal to or more than 24/fc [s] are regarded as signals.
			IMF · EF ₇ = 1 INT2W = 1	_	_	INT2W = 1 Note 2)	Noise cancellation conditions are as listed in Table 1.4. They are applied to the INT2 pin when it is used for both edge interrupts.
INT3	INT3	P15/TC1	IMF • EF ₁₁ = 1 INT3W = 0	INT3ES = 0	INT3ES = 1	_	For falling or rising edge, pulses less than 7/fc [s] are cancelled as noise. Pulses equal to or more than 24/fc [s] are regarded as signals. Same applies to pin TC1 (at one edge)
			IMF · EF ₁₁ = 1 INT3W = 1	-	_	INT3W = 1 Note 2)	Noise cancellation conditions are as listed in Table 1.4. They are applied to the INT3 pin when it is used for both edge interrupts.
INT4	INT4	P17/TC3	IMF • EF ₁₁ = 1 INT4W = 0	INT4ES = 0	INT4ES = 1	-	For falling or rising edge, pulses less than 7/fc [s] are cancelled as noise. Pulses equal to or more than 24/fc [s] are regarded as signals. Same applies to pin TC3 (at one edge)
			IMF · EF ₁₁ = 1 INT4W = 1	-	-	INT4W = 1 Note 2)	Noise cancellation conditions are as listed in Table 1.4. They are applied to the INT4 pin is used for both edge interrupts. To detect remote control signals using timer 3 in capture mode, the INT4 pin is used for both edge interrupts.
INT5	ĪNT5	P20/STOP	IMF • EF ₁₅ = 1	_	0	_	– (hysteresis input)

```
The noise rejection function is turned off for \overline{\text{INTO}}, INT1, INT2, INT3, INT4, \overline{\text{INT5}} used in SLOW and SLEEP
Note 1:
             modes. Also, the noise reject times are not constant for pulses input while transiting between operating
            modes (NORMAL2↔SLOW)
Note 2:
             To detect the edge at which an interrupt is generated, read bit 6 (INT2EDT) in EINTCR2 (#0025<sub>H</sub>), bit 6
            (INT3EDT) in EINTCR3 (#0026H), bit 6 (INT4EDT) in EINTCR4 (#0024H), that is, at the beginning of the
             interrupt processing routine. INT2EDT, INT3EDT, INT4EDT is valid only for both-edge interrupts
            (INT2W = 1, INT3W = 1, INT4W = 1). INT2EDT, INT3EDT, INT4EDT is set to 1 by an interrupt as the non-
            selected edge; cleared to 0 after read automatically.
            For both-edge interrupts, rising or falling edge is selected by setting/modifying bit 2 (INT2ES), bit 3
             (INT3ES), bit 4 (INT4ES) in EINTCR (#0037H).
             When rising edge is selected (INT3ES = 0), bit 6 in INT3EDT (#0026H) is set to 1 when a falling edge is
            detected at the INT3 pin. (That is, remains 0 if rising edge is detected.)
             When falling edge is selected (INT3ES = 1), bit 6 in INT3EDT; #0026_{\rm H} is set to 1 when a rising edge is
            detected at the INT3 pin. (That is, remains 0 at falling edge.)
Note 3:
             The noise rejection function is also affected for timer/counter input (TC1 and TC3 pins).
Note 4:
            Noise cancellation/pulse receive conditions for timer/counter are as described below:
                      ① TC1 pin: When the P15 pin is used for TC1 input, INT3W must be cleared to "0". Do not
                                      change INT3W to "1".
                     ② TC3 pin: When INTSW = 0, less than 7/fc [s] (noise cancellation) and 24/fc [s] or more (pulse
                                      receive). For when INT3W = 1, see Table 1.4.
Note 5:
            If a noiseless signal is input to the external interrupt pin in the NORMAL 1/2 or IDLE 1/2 mode, the
             maximum time from the edge of input signal until the IL is set is as follows:
              1. INT1 pin
                                        49/fc [s] (when INT1NC = 1)
                                       193/fc [s] (when INT1NC = 0)
                                         25/fc [s] (when \#0025_H: INT2W = 0, falling or rising edge)
              2. INT2 pin
                                         25/fc [s] (when \#0025_{H}: INT2W = 1, and NCS (0, 0, 0))
                          (2^{6}/fc) \times 8.5 + 19/fc [s] (when #0025<sub>H</sub>: INT2W = 1, and NCS (0, 0, 1))
                          (2^{7}/\text{fc}) \times 8.5 + 19/\text{fc} [s] (when #0025<sub>H</sub>: INT2W = 1, and NCS (0, 1, 0))
                          (28/fc) \times 8.5 + 19/fc [s] (when \#0025_H: INT2W = 1, and NCS (0, 1, 1))
                          (2^{9}/fc) \times 8.5 + 19/fc [s] (when #0025<sub>H</sub>: INT2W = 1, and NCS (1, 0, 0))
                        (2^{10}/\text{fc}) \times 8.5 + 19/\text{fc} [s] (when #0025<sub>H</sub>: INT2W = 1, and NCS (1, 0, 1))
                        (2^{11}/fc) \times 8.5 + 19/fc [s] (when #0025<sub>H</sub>: INT2W = 1, and NCS (1, 1, 0))
                        (2^{12}/fc) \times 8.5 + 19/fc [s] (when #0025<sub>H</sub>: INT2W = 1, and NCS (1, 1, 1))
              3. INT3 pin
                                         25/fc [s] (when \#0026_H: INT3W = 0, falling or rising edge)
                                         25/fc [s] (when \#0026_H: INT3W = 1, and NCS (0, 0, 0))
                          (2^{6}/fc) \times 8.5 + 19/fc [s] (when #0026<sub>H</sub>: INT3W = 1, and NCS (0, 0, 1))
                          (2^{7}/fc) \times 8.5 + 19/fc [s] (when #0026<sub>H</sub>: INT3W = 1, and NCS (0, 1, 0))
                          (2^8/fc) \times 8.5 + 19/fc [s] (when #0026<sub>H</sub>: INT3W = 1, and NCS (0, 1, 1))
                          (2^{9}/fc) \times 8.5 + 19/fc [s] (when \#0026_{H}: INT3W = 1, and NCS (1, 0, 0))
                        (2^{10}/\text{fc}) \times 8.5 + 19/\text{fc} [s] (when #0026<sub>H</sub>: INT3W = 1, and NCS (1, 0, 1))
                        (2^{11}/fc) \times 8.5 + 19/fc [s] (when #0026<sub>H</sub>: INT3W = 1, and NCS (1, 1, 0))
                        (2^{12}/\text{fc}) \times 8.5 + 19/\text{fc} [s] (when #0026<sub>H</sub>: INT3W = 1, and NCS (1, 1, 1))
              4. INT4 pin
                                         25/fc [s] (when \#0024_H: INT4W = 0, falling or rising edge)
                                         25/fc [s] (when \#0024_H: INT4W = 1, and NCS (0, 0, 0))
                          (2^{6}/fc) \times 8.5 + 19/fc [s] (when \#0024_{H}: INT4W = 1, and NCS (0, 0, 1))
                          (2^{7}/fc) \times 8.5 + 19/fc [s] (when \#0024_{H}: INT4W = 1, and NCS (0, 1, 0))
                          (28/fc) \times 8.5 + 19/fc [s] (when #0024<sub>H</sub>: INT4W = 1, and NCS (0, 1, 1))
                          (2^{9}/fc) \times 8.5 + 19/fc [s] (when #0024<sub>H</sub>: INT4W = 1, and NCS (1, 0, 0))
                        (2^{10}/fc) \times 8.5 + 19/fc [s] (when #0024<sub>H</sub>: INT4W = 1, and NCS (1, 0, 1))
                         (2^{11}/fc) \times 8.5 + 19/fc [s] (when #0024<sub>H</sub>: INT4W = 1, and NCS (1, 1, 0))
                        (2^{12}/fc) \times 8.5 + 19/fc [s] (when #0024<sub>H</sub>: INT4W = 1, and NCS (1, 1, 1))
```



Note 6: The pulse width (both "H" and "L" level) for input to the $\overline{\text{INTO}}$ and $\overline{\text{INT5}}$ pins must be over 1 machine cycle.

Note 7: When INT0EN = 0, interrupt latch IL₃ is not set even if a falling edge is detected for $\overline{\text{INT0}}$ pin input.

When high-impedance is specified for port output in stop mode, port input is forcibly fixed to low level internally. Thus, interrupt latches of external interrupt inputs except INT5 (P20/STOP) which are also used as ports may be set to "1". To specify high-impedance for port output in stop mode, first disable interrupt service (IMF = 0), activate stop mode. After releasing stop mode, clear interrupt latches using load instruction, then, enable interrupt service.

Example: Activating stop mode:

Note 8 :

LD (SYSCR1),01000000B ; OUTEN←O (specifies high-impedance)

DI ; IMF←O (disables interrupt service)

SET (SYSCR1).STOP ; STOP←1 (activates stop mode)

LDW (IL),1110011101010111B; IL12,11,7,5,3+0 (clears interrupt latches)

EI ; IMF←1 (enables interrupt service)

Table 1.3 (b) Noise reject condition for INT2, INT3, INT4 (both-edge interrupt)

#002	#0024, #0025, #0026		max. pulse width	min. pulse width	
NCS2×2	NCS1×1	NCS0×0	for noise reject	for immediate signal	
0	0	0	– (histeresis input)		
0	0	1	(2 ⁶ /fc) × 7 – 6/fc	(2 ⁶ /fc) × 8 + 5/fc	
0	1	0	(2 ⁷ /fc) ×7 – 6/fc	(2 ⁷ /fc) ×8 + 5/fc	
0	1	1	(28/fc) ×7 – 6/fc	(2 ⁸ /fc) × 8 + 5/fc	
1	0	0	(2 ⁹ /fc) ×7 – 6/fc	(2 ⁹ /fc) ×8 + 5/fc	
1	0	1	(2 ¹⁰ /fc) × 7 – 6/fc	(2 ¹⁰ /fc) × 8 + 5/fc	
1	1	0	$(2^{11}/fc) \times 7 - 6/fc$	(2 ¹¹ /fc) × 8 + 5/fc	
1	1	1	(2 ¹² /fc) × 7 – 6/fc	(2 ¹² /fc) × 8 + 5/fc	

Note: In SLOW mode, set $(NCS \times 2, 1, 0) = (0, 0, 0)$.

In SLOW mode, the digital noise filter in the above table is disabled.




Figure 1-26 (a). External Interrupt Control Register (1)

External Interrupt Control Register 2

EINTCR2 (0025_H)

7	6	5	4	3	2	1	0		
INT2W	INT2 EDT		NCS2		INT2 EDT			(initial value	0000 00**)

INT2W	INT2 both edge selection	0 : Refer to INT2ES 1 : Both edge detection	R/W
INT2EDT	Flag indicating an interrupt at selected edge/non-selected edge, when INT2W = 1 (for both-edge interrupts)	0 : Interrupt at selected edge or no interrupt 1 : Interrupt at non-selected edge	R
NCS2	Noise cancellation time select for INT2 digital noise filter (valid only when INT2W = 1)	000: No noise cancellation 001: Cancels (2 ⁶ /fc × 7 – 6/fc) as noise. 010: Cancels (2 ⁷ /fc × 7 – 6/fc) as noise. 011: Cancels (2 ⁸ /fc × 7 – 6/fc) as noise. 100: Cancels (2 ⁹ /fc × 7 – 6/fc) as noise. 101: Cancels (2 ¹⁰ /fc × 7 – 6/fc) as noise. 110: Cancels (2 ¹¹ /fc × 7 – 6/fc) as noise. 111: Cancels (2 ¹² /fc × 7 – 6/fc) as noise.	R/W
INT2DET	INT2 interrupt detection flag	0 : No interrupt 1 : Interrupt	R

Note 1: INT2EDT and NCS2 are valid only when the INT2W bit in EINTCR2 (#0025_H) is set to 1.

Therefore, when INT2W = 0, the digital noise filter set by the NCS2 bit is disabled.

Note 2: Do not changing the contents of INT2ES (bit 2 in #0037_H) when INT2W is set to 1 (both-edge detention). If changing the contents of INT2ES during INT2W is set to 1, according to Note 3/4/5 at Figure 1-26 (a).

External Interrupt Control Register 3

EINTCR3 (0026_H)

7	6	5	4	3	2	1	0		
INT3V	V INT3		NCS3		INT3 EDT			(initial value	0000 00**)

INT3W	INT3 both edge selection	0 : Refer to INT3ES 1 : Both edge detection	R/W
INT3EDT	Flag indicating an interrupt at selected edge/non-selected edge, when INT3W = 1 (for both-edge interrupts)	0 : Interrupt at selected edge or no interrupt 1 : Interrupt at non-selected edge	R
NCS3	Noise cancellation time select for INT3 digital noise filter (valid only when INT3W = 1)	000 : No noise cancellation 001 : Cancels (2^6 /fc × 7 – 6 /fc) as noise. 010 : Cancels (2^7 /fc × 7 – 6 /fc) as noise. 011 : Cancels (2^8 /fc × 7 – 6 /fc) as noise. 100 : Cancels (2^9 /fc × 7 – 6 /fc) as noise. 101 : Cancels (2^{10} /fc × 7 – 6 /fc) as noise. 110 : Cancels (2^{11} /fc × 7 – 6 /fc) as noise. 111 : Cancels (2^{12} /fc × 7 – 6 /fc) as noise.	R/W
INT3DET	INT3 interrupt detection flag	0 : No interrupt 1 : Interrupt	R

Note 1: INT3EDT and NCS3 are valid only when the INT3W bit in EINTCR3 (#0026 $_{\rm H}$) is set to 1. Therefore, when INT3W = 0, the digital noise filter set by the NCS3 bit is disabled.

Note 2: Do not changing the contents of INT3ES (bit 3 in #0037_H) when INT3W is set to 1 (both-edge detention).

If changing the contents of INT3ES during INT2W is set to 1, according to Note 3/4/5 at Figure 1-26 (a).




Figure 1-26 (b). External Interrupt Control Register (2)




Figure 1-26 (C) INT2 both edge detection / one-side edge detection




Figure 1-26 (d) INT3/TC1 both edge detection / one-side edge detection




Figure 1-26 (e) INT4/TC3 both edge detection / one-side edge detection

Notes on the usage of INT2, INT3, INT4 pin (external interrupt)

(The functions of only INT2 are described. INT3 and INT4 have the same functions as INT2)

When using the INT2 pin for one edge (either rising or falling)

- Note 1: An interrupt generated from the INT2 pin can be detected by reading the interrupt latch (IL7).
- Note 2: The greatest care must be taken in setting or rewriting the external interrupt control register (EINTCR: 0037H).
 - For details, see Figure 1-26. (a) note 2, 3, 4, 5 and 6 in accordance with the using instructions.


When using the INT2 pin for both edges (rising and falling)

- Note 1: When using the INT2 pin for both edges (rising or falling), set bit 7 (INT3W) in EINTCR2 $(\#0025_{H})$ to 1.
- Note 2: To detect the edge at which an interrupt is generated, read bit 6 (INT2EDT) in EINTCR2 (#0025_H), that is, at the beginning of the interrupt processing routine.
- Note 3: INT2EDT is valid only for both-edge interrupts (INT2W = 1). INT2EDT is set to 1 by an interrupt as the non-selected edge; cleared to 0 after read automatically.


 For both-edge interrupts, rising or falling edge is selected by setting/modifying bit 2 (INT2ES) in EINTCR (#0037_H). When rising edge is selected (INT2ES = 0), bit 6 in INT2EDT (#0025_H) is set to 1 when a falling edge is detected at the INT2 pin. (That is, remains 0 if rising edge is detected.) When falling edge is selected (INT2ES = 1), bit 6 in INT2EDT: #0025_H is set to 1 when a rising edge is detected at the INT2 pin. (That is, remains 0 at falling edge).
- Note 4: The greatest care must be taken in setting or rewriting the external interrupt control register (EINTCR: 0037H).
 - For details, see Figure 1-26. (a) note 2, 3, 4, 5 and 6 in accordance with the using instructions.

Operation description for INT2 (both-edge interrupt) in use:


- 1. Operation without setting/modifying external interrupt control register (EINTCR) after reset: For both-edge interrupts, rising edge is selected (INT2ES = 0) and fixed.
 - 1) Case 1: When the initial state of the INT2 pin is high after reset:




2) Case 2: When the initial state of the INT2 pin is low after reset:




- 2. Operation with setting/modifying external interrupt control register (EINTCR) after reset:
 - 1) Case3: When the initial state of the INT2 pin is low after reset/low at edge switchover from rising to falling:




2) Case4: When the initial state of the INT2 pin is high after reset/high at edge switchover from rising to falling:



3) Case 5: When the initial state of the INT2 pin is high after reset/low at edge switchover from rising to falling:



4) Case6: When the initial state of the INT2 pin is low after reset/high at edge switchover from rising to falling:



1.10 Watchdog Timer (WDT)

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either as a reset output or a non-maskable interrupt request. However, selection is possible only once after reset. At first, the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.

1.10.1 Watchdog Timer Configuration




Figure 1-27. Watchdog Timer Configuration

1.10.2 Watchdog Timer Control

Figure 1-28 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.


(1) Malfunction detection methods using the watchdog timer


The CPU malfunction is detected as follows:

- ① Setting the detection time, selecting output, and clearing the binary counter.
- ② Repeatedly clearing the binary counter within the setting detection time.

If a CPU malfunction occurs for any cause, the watchdog timer output will become active on the rise of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTOUT = 1 a reset is generated, which drives the \overline{RESET} pin low to reset the internal hardware and the external circuits. When WDTOUT = 0, a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in STOP mode (including warm-up) or IDLE mode, and automatically restarts (continues counting) when STOP/IDLE mode is released.





Watchdog Timer Control Register 1 WDTCR1 (Initial value: **** 1001) (0034_{H}) WDT EN WDTT WDT 0: Disable (It is necessary to write the disable code to WDTCR2) Watchdog timer WDTEN enable/disable 1 : Enable 2¹⁷ / fs 00: 2²⁵ / fc or [s] 01: 2²³ / fc or 215 / fs Watchdog timer write WDTT 10: 2²¹ / fc or 2¹³ / fs detection time only 211 / fs 11: 219 / fc or Watchdog timer 0: Interrupt request **WDTOUT** output select 1: Reset output Note 1: WDTOUT cannot be set to "1" by program after clearing WDTOUT to "0". Note 2: fc ; High-frequency clock [Hz] fs ; Low-frequency clock [Hz] * ; don't care WDTCR1 is a write-only register and must not be used with any of the read-modify-write Note 3: instructions. Note 4: Disable the watchdog timer or clear the counter just before switching to STOP mode. When the counter is cleared just before switching to STOP mode, clear the counter again subsequently to releasing STOP mode. Watchdog Timer Control Register 2 WDTCR2 (Initial value: **** ****) (0035_{H}) 4E_H Watchdog timer binary counter clear (clear code) Watchdog timer control write WDTCR2 $B1_H$ Watchdog timer disable (disable code) code write register only Invalid others The disable code is invalid unless written when WDTEN = 0. Note 1: Note 2: *; don't care

Figure 1-28. Watchdog Timer Control Registers

Table 1-4. Watchdog Timer Detection Time

	Operating mode	Detection time		
NORMAL1	NORMAL2	SLOW	At fc = 8 MHz	At fs = 32.768 kHz
2 ²⁵ / fc [s]	2 ²⁵ / fc, 2 ¹⁷ / fs	2 ¹⁷ / fs	4.194 s	4 s
2 ²³ / fc	2 ²³ / fc, 2 ¹⁵ / fs	215 / fs	1.048 ms	1 s
2 ²¹ / fc	2 ²¹ / fc, 2 ¹³ / fs		262.1 ms	250 ms
2 ¹⁹ / fc	2 ¹⁹ / fc, 2 ¹¹ / fs		65.5 ms	62.5 ms

(2) Watchdog Timer Enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

Example: Enables watchdog timer

LD (WDTCR1), 00001000B ; WDTEN←1

(3) Watchdog Timer Disable

The watchdog timer is disabled by writing the disable code (B1_H) to WDTCR2 after clearing WDTEN (bit 3 in WDTCR1) to "0". The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTEN is cleared to "0". The watchdog timer is halted temporarily in STOP mode (including warm-up) and IDLE mode, and restarts automatically after STOP or IDLE mode is released.

During disabling the watchdog timer, the binary counters are cleared.

Example: Disables watchdog timer

LDW (WDTCR1), 0B101H ; WDTEN←0, WDTCR2←disable code

1.10.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous interrupt processing is completed (the end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example: Watchdog timer interrupt setting up.

LD SP, 023FH ; Sets the stack pointer

LD (WDTCR1), 00001000B ; WDTOUT←0

1.10.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drives the $\overline{\text{RESET}}$ pin (sink open drain output) low to reset the internal hardware and the external circuits. The reset output time is 12/fc [s] (1.5 μ s at fc = 8 MHz). The high-frequency clock oscillator also turns on when a watchdog timer reset is generated in SLOW mode.




Figure 1-29. Watchdog Timer Interrupt / Reset

1.11 Reset Circuit

The 87CH75/M75 each have four types of reset generation procedures: an external reset input, an address trap reset, a watchdog timer reset and a system clock reset. Table 1-5 shows on-chip hardware initialization by reset action. The internal source reset circuit (watchdog timer reset, address trap reset, and system clock reset) is not initialized when power is turned on. Thus, output from the RESET pin may go low (12/fc [s.] (1.5 μ s at 8 MHz) when power is turned on.

On-chip Hardware		Initial Value	On-chip Hardware	Initial Value
Program counter	(PC)	(FFFF _H)⋅(FFFE _H)	Divider of Timing generator	0
Register bank selector	(RBS)	0		
Jump status flag	(JF)	1	Watchdog timer	Enable
Interrupt master enable flag	(IMF)	0	Output latches of I/O ports	Refer to I/O port
Interrupt individual enable flac	s (EF)	0	Output lateries of 1/10 ports	circuitry
Interrupt latches	(IL)	0	Control registers	Refer to each of control register

Table 1-5. Initializing Internal Status by Reset Action

1.11.1 External Reset Input

When the RESET pin is held at low for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the $\overline{\text{RESET}}$ pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFE_H - FFFF_H. The $\overline{\text{RESET}}$ pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor. A simple power-on-reset can be applied by connecting an external capacitor and a diode.




Figure 1-30. Simple Power-on-Reset Circuitry

1.11.2 Address Trap Reset

If a CPU malfunction occurs and an attempt is made to fetch an instruction from the RAM or the SFR area (addresses 87CH75: 0040_H - $023F_H$, 87CM75: 0040_H - $043F_H$, an address-trap-reset will be generated. Then, the RESET pin output will go low. The reset time is 12/fc [s] (1.5 μ s at 8 MHz).




Figure 1-31. Address-Trap-Reset

1.11.3 Watchdog Timer Reset

Refer to Section "1.10 Watchdog Timer".

1.11.4 System-Clock-Reset

Clearing both XEN and XTEN (bits 7 and 6 in SYSCR2) to "0" stops both high-frequency and low-frequency oscillation, and causes the MCU to deadlock. This can be prevented by automatically generating a reset signal whenever XEN = XTEN = 0 is detected to continue the oscillation. Then, the $\overline{\text{RESET}}$ pin output goes low from high-impedance. The reset time is 12/fc [s] (1.5 μ s at 8 MHz).

2. ON-CHIP PERIPHERALS FUNCTIONS

2.1 Special Function Registers (SFR) and Data Buffer Registers (DBR)

The TLCS-870 Series uses the memory mapped I/O system, and all peripheral control and data transfers are performed through the special function registers (SFR) and data buffer registers (DBR). The SFR are mapped to addresses $0000_{\rm H} - 003F_{\rm H}$, and the DBR to addresses $0F80_{\rm H} - 0FFF_{\rm H}$. Figure 2-1 shows the 87CH75/M75 SFRs and DBRs.

Address	Read	Write	Address	Read	Write
0000 _H	P0 p	ort	0020 _H		SBICR1 (SBI control 1)
01	P1 P	ort	21	SBIDB	R (SBI Data Buffer)
02	P2 P	ort	22		I ² CAR (I ² C bus address)
03	P3 P	ort	23	SBISR (SBI status)	SBICR2 (SBI control 2)
04	P4 P	ort	24	EINTCR4 (Ext	ernal interrupt control 4)
05	P5 P	ort	25	EINTCR2 (Ext	ernal interrupt control 2)
06	P6 P	ort	26	EINTCR3 (Ext	ernal interrupt control 3)
07	P7 P	ort	. 27	SIO1SR (SIO status)	SIO1CR1 (SIO1 control 1)
08	P8 P	ort	. 28		SIO1CR2 (SIO1 control 2)
09	P9 P	ort	29	VFTSR (VFT status)	VFTCR1 (VFT control 1)
0Δ		POCR (PO I/O control)	. 2Δ		VFTCR2 (VFT control 2)
0B	-	P1CR (P1 I/O control)	2В		P3CR (P3 I/O control)
0C	<u> </u>	P4CR (P4 I/O control)	2C		reserved
0D	-	P5CR (P5 I/O control)	2D	l	reserved
0E	ADCCR (A/D co	onverter control)	2E		reserved
0F	ADCDR (A/D conv. register)		2F	reserved	
10		TREG1A _L (Timer register 1A)	30		reserved
11		IINEG IAH	31		reserved
12	TR	EG1BL (Timer register 1B) ·····	32		reserved
13	TRI		33		reserved
14		TC1CR (TC1 control)	34		(WDT control) ·····
15		TC2CR (TC2 control)	35		WDTCR2
16	<u> </u>	TREG2 _L (Timer register 2)	36	TBTC	R (TBT / TG / DVO control)
17		TREG2 _H	37	EINT	CR (Interrupt control)
18	TREG3A (Tin	ner register 3A)	38	SYSCR1	(System control) ······
19	TREG3B (Timer register 3B)		39	SYSCR2	
1A	<u> </u>	TC3CR (TC3 control)	3A	EIRL	(Interrupt enable register)
1B	-	TREG4 (Timer register 4)	ЗВ	EIR _H	(interrupt enable register)
1C	-	TC4CR (TC4 control)	3C	IL _L	(Interrupt latch) ······
1D	PC	port	3D	IL _H	(interruptiator)
1E	PE	port	3E		reserved
1 F	PF	port	3F	PSW (Program status word)	RBS (Register bank selector)

(a) Special Function Registers

Note 1: Do not access reserved areas by the program.

Note 2: -: Cannot be accessed.

Note 3: When defining address $003F_H$ with assembler symbols, use GPSW and GRBS.

Note 4: Write-only registers and interrupt latches cannot use the read-modify-write instructions (bit manipulation

instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.)

Figure 2-1. (a) SFR & DBR




Figure 2-1. (b) SFR & DBR

2.2 **I/O Ports**

The 87CH75/M75 each have 13 parallel input/output ports (89pins) each as follows:

	Primary Function	Secondary Functions
Port P0	8-bit I/O port	Serial port input/output
Port P1	8-bit I/O port	External interrupt input, timer/counter input, and divider output
Port P2	3-bit I/O port	Low-frequency resonator connections, external interrupt input, and STOP mode release signal input
Port P3	4-bit I/O port	Serial bus interface
Port P4	8-bit I/O port	Analog input
Port P5	8-bit I/O port	Analog input
Port P6	8-bit I/O port	VFT output
Port P7	8-bit Outoput port	VFT output
Port P8	8-bit output port	VFT output
Port P9	8-bit I/O port	VFT output
Port PD	8-bit I/O port	VFT output
Port PE	8-bit I/O port	VFT output
Port PF	3-bit I/O port	VFT output

Ports PO, P1, P2, P3, P4, P5, P6, P7, P8, P9, PD, PE and PF can also use secondary function.

Each output port contains a latch, which holds the output data. Input ports excluding P4 do not have latches, so the external input data should either be held externally until read or reading should be performed several times before processing. Figure 2-2 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing can not be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.




Figure 2-2. Input/Output Timing (Example)

When reading an I/O port except programmable I/O ports P0 and P1, whether the pin input data or the output latch contents are read depends on the instructions, as shown below:

- (1) Instructions that read the output latch contents
 - ① XCH r, (src)
- ⑤ LD
- (pp) . b, CF

- ② CLR/SET/CPL (src).b
- ⑥ ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), n
- 3 CLR/SET/CPL (pp).g
- (src) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)
- 4 LD (src).b, CF
- (2) Instructions that read the pin input data
 - ① Instructions other than the above (1)
 - ② (HL) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)

2.2.1 Port P0 (P07 - P00)

Port P0 is an 8-bit general-purpose input/output port which can be configured as either an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P0 input/output control register (POCR). Port P0 is configured as an input if its corresponding POCR bit is cleared to "0", and as an output if its corresponding POCR bit is set to "1".

During reset, POCR is initialized to "0", which configures port PO as input. The PO output latches are also initialized to "0". Data is written into the output latch regardless of POCR contents. Therefore initial output data should be written into the output latch before setting POCR.




Figure 2-3. Port P0 and P0CR

Example: Setting the upper 4 bits of port P0 as an input port and the lower 4 bits as an output port (Initial output data are 1010_B).

LD (P0), 00001010B ; Sets initial data to P0 output latches LD (P0CR), 00001111B ; Sets the port P0 input/output mode

2.2.2 Port P1 (P17 - P10)

Port P1 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P1 input/output control register (P1CR). Port P1 is configured as an input if its corresponding P1CR bit is cleared to "0", and as an output if its corresponding P1CR bit is set to "1". During reset, P1CR is initialized to "0", which configures port P1 as an input. The P1 output latches are also initialized to "0". Data is written into the output latch regardless of P1CR contents. Therfore initial output data should be written into the output latch before setting P1CR. Port P1 is also used as an external interrupt input, a timer/counter input/output, and a divider output. When used as a secondary function pin, the input pins should be set to the input mode, and the output pins should be set to the output mode and beforehand the output latch should be set to "1".

It is recommended that pins P11 and P15, P16, P17 should be used as external interrupt inputs, timer/counter input, or input ports. The interrupt latch is set on the rising or falling edge of the output when used as output ports.

Pin P10 (INTO) can be configured as either an I/O port or an external interrupt input with INTOEN (bit 6 in EINTCR). During reset, the pin P10 (INTO) is configured as an input port P10.




Figure 2-4. Port P1 and P1CR

Example: Sets P17, P16 and P14 as output ports, P13 and P11 as input ports, and the others as function pins. Internal output data is "1" for the P17 and P14 pins, and "0" for the P16 pin.

LD (EINTCR), 01000000B ; INT0EN←1

LD (P1), 101111111B ; P17←1, P14←1, P16←0

LD (P1CR), 11010000B

2.2.3 Port P2 (P22 - P20)

Port P2 is a 3-bit input/output port. It is also used as an external interrupt input, and low-frequency crystal connection pins. When used as an input port, or the secondary function pin, the output latch should be set to "1". During reset, the output latches are initialized to "1".

A low-frequency crystal (32.768 kHz) is connected to pins P21 (XTIN) and P22 (XTOUT) in the dual-clock mode. In the single-clock mode, pins P21 and P22 can be used as normal input/output ports.

It is recommended that the P20 pin should be used as an external interrupt input, a STOP mode release signal input, or an input port. If used as an output port, the interrupt latch is set on the falling edge of the output pulse.

When a read instruction for port P2 is executed, bits 7 to 3 in P2 read in as undefined data.




Figure 2-5. Port P2

2.2.4 Port P3 (P32 - P30)

Port P3 is an 3-bit input/output port, and is also used as serial bus interface (SBI) input/output. Input/output mode is specified by the corresponding bit in the port P3 input/output control register (P3CR). Port P3 is configured as an input if its corresponding P3CR bit is cleared to "0", and as an output if its corresponding P3CR bit is set to "1". During reset, P3CR is initialized to "0", which configures port P3 as input. The P3 output latches are also initialized to "0". Port P3 is also used as a serial bus interface input/output. When used as a secondary function pin, set P3 to the output mode using P3 port input/output control register (P3CR) to control input/output by the output data. (P3 is sink open drain with input/output control. At "1" of the output data, a pin is set to Hi-z and enabled to input.) When a read instruction for port P3 is executed bit 7 to 3 in P3 read in as undefined data.




Figure 2-6. Port P3

2.2.5 Port P4 (P47 - P40)

Ports P4 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P4 input/output control register (P4CR).

At reset, P4CR is set to 0 and AINDS is cleared to 0. Thus, P4 becomes an analog input port. At the same time, the output latch of port P4 is initialized to 0. P4CR is a write-only register. Pins not used for analog input can be used as I/O ports. But do not execute the output instruction to keep the accuracy in A/D conversion. Executing an input instruction on port P4 when the A/D converter is in use reads 0 at pins set for analog input: 1 or 0 at pins not set for analog input, depending on the pin input level.




Figure 2-7. Port P4

2.2.6 Port P5 (P57 - P50)

Ports P5 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P5 input/output control register (P5CR).

At reset, P5CR is set to 0 and AINDS is cleared to 0. Thus, P5 becomes an analog input port. At the same time, the output latch of port P5 is initialized to 0. P5CR is a write-only register. Pins not used for analog input can be used as I/O ports. But do not execute the output instruction to keep the accuracy in A/D conversion. Executing an input instruction on port P5 when the A/D converter is in use reads 0 at pins set for analog input: 1 or 0 at pins not set for analog input, depending on the pin input level.




Figure 2-8. Port P5

2.2.7 Port P6 (P67 - P60)

Port P6 are 8-bit high-breakdown voltage input/output ports, and are also used as VFT driver outputs, which can directly drive vacuum fluorescent tube (VFT). When used as an input port or a VFT driver output, the output latch should be cleared to "0". The output latches are initialized to "0" during reset. Pins which are not set for VFT driver output can be used as normal I/O port (refer to section "2.12.6 Port Function"). It is recommended that pins P67 to P60 should be used as VFT driver output.




Figure 2-9. P6 Port

2.2.8 Port P7 (P77 - P70)

Port P7 are 8-bit high-breakdown voltage input/output ports, and are also used as VFT driver outputs, which can directly drive vacuum fluorescent tube (VFT). When used as an input port or a VFT driver output, the output latch should be cleared to "0". The output latches are initialized to "0" during reset. Pins which are not set for VFT driver output can be used as normal I/O port (refer to section "2.12.6 Port Function"). It is recommended that pins P77 to P70 should be used as VFT driver output.




Figure 2-10. P7 Port

2.2.9 Port P8 (P87 - P80)

Port P8 are 8-bit high-breakdown voltage input/output ports, and are also used as VFT driver outputs, which can directly drive vacuum fluorescent tube (VFT). When used as an input port or a VFT driver output, the output latch should be cleared to "0". The output latches are initialized to "0" during reset. Pins which are not set for VFT driver output can be used as normal I/O port (refer to section "2.12.6 Port Function"). It is recommended that pins P87 to P80 should be used as VFT driver output.




Figure 2-11. P8 Port

2.2.10 Port P9 (P97 - P90)

Port P9 is an 8-bit high-breakdown voltage input/output port, and also used as a VFT driver output, which can directly drive vacuum fluorescent tube (VFT). When used as an input port or a VFT driver output, the output latch should be cleared to "0". The output latches are initialized to "0" during reset. Pins which are not set for VFT driver output can be used as normal I/O port (refer to section "2.12.6 Port Function"). It is recommended that pins P97 to P90 should be used as segment output.




Figure 2-12. Port P9

2.2.11 PD (PD7 - PD0), PE (PE7 - PE0) and PF (PF2 - PF0)

Ports PD, PE and PF are high-breakdown voltage input/output ports, and are also used as VFT driver outputs, which can directly drive vacuum fluorescent tube (VFT). The segment and the input/output port are specified by VSEL (bit 5 to 0) of VFT driver control register (VFTCR1). At reset, VSEL is cleared to "0" and used as the input/output port. When used as an input port or a VFT driver output, the output latch should be cleared to "0". Pins which are not set for VFT driver output can be used as normal I/O port (refer to section"2.12.6 Port Function"). The output latches are initialized to "0" during reset. When a read instruction for port PF is executed bit 7 to 3 in PF read in as undefined data.




Figure 2-13. PD, PE, PF Ports

2.3 Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT). The time base timer is controlled by the control register (TBTCR) shown in Figure 2-15.

An INTTBT is generated on the first rising edge of source clock (the divider output of the timing generator) after the time base timer has been enabled. The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period.

The interrupt frequency (TBTCK) must be selected with the time base timer disabled (both frequency selection and enabling can be performed simultaneously).

Example: Sets the time base timer frequency to fc/216 [Hz] and enables an INTTBT interrupt.

LD (TBTCR), 00001010B SET (EIRL). 6




Figure 2-14. Time Base Timer




Figure 2-15. Time Base Timer and Divider Output Control Register

Table 2-1. Time Base Timer Interrupt Frequency

TDTCK	NORMAL1/2,	IDLE1/2 mode	CLOW CLEED	Interrupt Frequency		
ТВТСК	DV7CK = 0 DV7CK = 1		SLOW, SLEEP mode	At fc = 8 MHz	At fs = 32.768 kHz	
000	fc / 2 ²³	fs / 2 ¹⁵	fs / 2 ¹⁵	0.95 Hz	1 Hz	
001	fc/2 ²¹	fs / 2 ¹³	fs / 2 ¹³	3.81	4	
010	fc/2 ¹⁶	fs / 2 ⁸	-	122.07	128	
011	fc / 2 ¹⁴	fs / 2 ⁶	-	488.28	512	
100	fc / 2 ¹³	fs / 2 ⁵	-	976.56	1024	
101	fc / 2 ¹²	fs / 2 ⁴	-	1953.12	2048	
110	fc/2 ¹¹	fs / 2 ³	-	3906.25	4096	
111	fc / 2 ⁹	fs / 2	-	15625	16384	

2.4 Divider Output (DVO)

A 50% duty pulse can be output using the divider output circuit, which is useful for piezo-electric buzzer drive. Divider output is from pin P13 (DVO). The P13 output latch should be set to "1" and then the P13 should be configured as an output mode.

Divider output circuit is controlled by the control register (TBTCR) shown in Figure 2-12.




Figure 2-16. Divider Output Control Register

Example: 1 kHz pulse output (at fc = 8 MHz)

SET (P1).3 ; P13 output latch \leftarrow 1

LD (P1CR), 00001000B ; Configures P13 as an output mode

LD (TBTCR), 10000000B ; DVOEN←1, DVOCK←00

Table 2-2. Frequency of Divider Output

DVOCK	Frequency of Divider Output	At fc = 8 MHz	At fs = 32.768 kHz
00	fc/2 ¹³ or fs/2 ⁵	0.976 [kHz]	1.024 [kHz]
01	fc / 2 ¹² fs / 2 ⁴	1.953	2.048
10	fc/2 ¹¹ fs/2 ³	3.906	4.096
11	fc / 2 ¹⁰ fs / 2 ²	7.812	8.192




Figure 2-17. Divider Output

2.5 16-bit Timer/Counter 1 (TC1)2.5.1 Configuration




Figure 2-18. Timer/Counter 1

2.5.2 Control

The timer/counter 1 is controlled by a timer/counter 1 control register (TC1CR) and two 16-bit timer registers (TREG1A and TREG1B). Reset does not affect TREG1A and TREG1B.




Figure 2-19. Timer Registers and TC1 Control Register

2.5.3 Function

Timer/counter 1 has six operating modes: timer, external trigger timer, event counter, window, pulse width measurement, programmable pulse generator output mode.

(1) Timer Mode

In this mode, counting up is performed using the internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0". Counting up resumes after the counteriscleared. The current contents of up-counter can be transferred to TREG1B by setting SCAP1 (bit 6 in TC1CR) to "1" (software capture function). SCAP1 is automatically cleared to "0" after capaturing.

Table 2-3	Timer/Counter	I Source Clock (Internal Clock)
I able 2-3.	I IIII CI/COulitei	I JOUILLE CIOCK I	III CEITIGI CIOCKI

Source clock			Resolution		Maximum time setting	
NORMAL1/2, IDLE1/2 modes		CLOW CLEED				
DV7CK = 0	DV7CK = 1	SLOW, SLEEP modes	At fc = 8 MHz	At fs = 32.768 kHz	At fc = 8 MHz	At fs = 32.768 kHz
fc / 2 ³ [Hz]	fc / 2 ³ [Hz]	-	1 <i>μ</i> s	_	65.5 ms	_
fc / 2 ⁷	fc / 2 ⁷	=	16 με	=	1.0 s	=
fc / 2 ¹¹	fs / 2 ³	fs / 2 ³ [Hz]	256 μ s	244.14 <i>μ</i> s	16.8 s	16.0 s

Example 1 : Sets the timer mode with source clock $fs/2^3[Hz]$ and generates an interrupt 1 s later (at fs = 32.768 kHz).

LDW (TREG1A), 1000H ; Sets the timer register (1 s \div 23 / fs = 1000_H)

SET (EIRL). EF4 ; INTTC1 interrupt enable

ΕI

LD (TC1CR), 00010000B ; Starts TC1

Example 2 : Software capture

LD (TC1CR), 01010000B ; SCAP1←1 (Captures)
LD WA, (TREG1B) ; Reads captured value




Figure 2-20. Timer Mode Timing Chart

(2) External Trigger Timer mode

In this mode, counting up is started by an external trigger. This trigger is the edge of the TC1 pin input. Either the rising or falling edge can be selected with INT3ES. Edge selection is the same as for the external interrupt input INT3 pin. Source clock is used an internal clock selected with TC1CK. The contents of TREG1A is compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0" and halted. The counter is restarted by the selected edge of the TC1 pin input.

The TC1 pin input has the same noise rejection as the INT3 pin; therefore, pulses of 7/fc [s] or less are rejected as noise. A pulse width of 24/fc [s] or more is required for edge detection in NORMAL1/2 or IDLE1/2 mode. The noise rejection circuit is turned off in SLOW and SLEEP modes. But, a pulse width of 4/fs [s] or more is required.




Figure 2-21. External Trigger Timer Mode Timing Chart

(3) Event Counter Mode

In this mode, events are counted on the edge of the TC1 pin input. Either the rising or falling edge can be selected with INT3ES in EINTCR. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. The maximum applied frequency is fc/2⁴ [Hz] in NORMAL1/2 or IDLE1/2 mode and fs/2⁴ [Hz] in SLOW or SLEEP mode.

Setting SCAP1 to "1" transferres the current contents of up-counter to TREG1B (software capture function). SCAP is automatically cleared after capturing.




Figure 2-22. Event Counter Mode Timing Chart (INT3ES = 1)

(4) Window mode

Counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC1 pin input (window pulse) and an internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Positive or negative logic for the TC1 pin input can be selected with INT3ES. Setting SCAP1 to "1" transferes the current contents of up-counter to TREG1B. It is necessary that the maximum applied frequency (TC1 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.




Figure 2-23. Window Mode Timing Chart

(5) Pulse width measurement mode

Counting is started by the external trigger (set to external trigger start by TC1S). The trigger can be selected either the rising or falling edge of the TC1 pin input. The source clock is used an internal clock. On the next falling (rising) edge, the counter contents are transferred to TREG1B and an INTTC1 interrupt is generated. The counter is cleared when the single edge capture mode is set. When double edge capture is set, the counter continues and, at the next rising (falling) edge, the counter contents are again transferred to TREG1B. If a falling (rising) edge capture value is required, it is necessary to read out TREG1B contents until a rising (falling) edge is detected. Falling or rising edge is selected with INT3ES, and single edge or double edge is selected with MCAP1 (bit 6 in TC1CR).




Figure 2-24. Pulse Width Measurement Mode Timing Chart

```
Example:
              Duty measurement (Resolution fc/2<sup>7</sup> [Hz])
                                   (INTTC1C). 0
                            CLR
                                                                  INTTC1 service switch initial setting
                            LD
                                    (EINTCR), 00000000B
                                                                  Sets the rise edge at the INT3 edge
                            LD
                                   (TC1CR), 00000110B
                                                                  Sets the TC1 mode and source clock
                            SET
                                   (EIRL). 4
                                                                  Enables INTTC1
                            ΕI
                            LD
                                    (TC1CR), 00110110B
                                                                  Starts TC1 with an external trigger
                             ÷
                 PINTTC1:
                            CPL
                                   (INTTC1C). 0
                                                                  Complements INTTC1 service switch
                                   F, SINTTC1
                            JRS
                            LD
                                    (HPULSE), (TREG1BL)
                                                                  Reads TREG1B
                                    (HPULSE + 1), (TREG1BH)
                            LD
                            RETI
                                    (WIDTH), (TREG1BL)
                 SINTTC1:
                            LD
                                                                  Reads TREG1B (Period)
                                   (WIDTH + 1), (TREG1BH)
                            LD
                             ÷
                            RETI
                 VINTTC1: DW
                                   PINTTC1
```

(6) Programmable Pulse Generate (PPG) output mode

Counting is started by an edge of the TC1 pin input (either the rising or falling edge can be selected) or by a command. The source clock is used an internal clock. First, the contents of TREG1B are compared with the contents of the up-counter. If a match is found, timer F/F1 output is toggled. Next, timer F/F1 is again toggled and the counter is cleared by matching with TREG1A. An INTTC1 interrupt is generated at this time. Timer F/F output is connected to the P12 (PPG) pin. In the case of PPG output, set the P12 output latch to "1" and configure as an output with P1CR₄. Timer F/F1 is cleared to "0" during reset. The timer F/F1 value can also be set by program and either a positive or negative logic pulse output is available. Also, writing to the TREG1B is not possible unless the timer / counter 1 is set to the PPG output mode with TC1M.




Figure 2-25. PPG Output Mode Timing Chart




Figure 2-26. PPG Output

2.6 16-bit Timer/Counter 2 (TC2)

2.6.1 Configuration




Figure 2-27. Timer/Counter 2 (TC2)

2.6.2 Control

The timer/counter 2 is controlled by a timer/counter 2 control register (TC2CR) and a 16-bit timer register 2 (TREG2). Reset does not affect TREG2.




Figure 2-28. Timer Register 2 and TC2 Control Register

2.6.3 Function

The timer/counter 2 has three operating modes: timer, event counter and window modes. Also timer/counter 2 is used for warm-up when switching from SLOW mode to NORMAL2 mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG2 are compared with the contents of up-counter. If a match is found, a timer/ counter 2 interrupt (INTTC2) is generated, and the counter is cleared. Counting up is resumed after the counter is cleared.

Also, when fc is selected as the source clock during SLOW mode, the lower 11 bits of TREG2 are ignored and an INTTC2 interrupt is generated by matching the upper 5 bits. Thus, in this case, only the TREG2_H setting is necessary.

	Tuble 2 4. Source clock (Internal clock) for filler/counter 2						
Source clock				Resolution		Maximum time setting	
NORMAL1/2, IDLE1/2 mode							
DV7CK = 0 DV7CK = 1		SLOW mode	SLEEP mode	At fc = 8 MHz	At fs = 32.768 kHz	At fc = 8 MHz	At fs = 32.768 kHz
fc / 2 ²³ [Hz]	fs / 2 ¹⁵ [Hz]	fs / 2 ¹⁵ [Hz]	fs / 2 ¹⁵ [Hz]	1.05 s	1 s	19.1 h	18.2 h
fc / 2 ¹³	fs / 2 ⁵	fs / 2 ⁵	fs / 2 ⁵	1.02 ms	0.98 ms	1.1 min	1.07 min
fc / 2 ⁸	fc / 2 ⁸	_	-	32 μs		2.1 s	
fc / 2 ³	fc / 2 ³	_	_	1 μs		65.5 ms	
-	_	fc (Note)	-	125 ns		8.2 ms	
fs	fs	_	_		30.5 μ s		2 s

Table 2-4. Source Clock (Internal Clock) for Timer/Counter 2

Note: "fc" can be used only in the timer mode.

Example: Sets the timer mode with source clock $fc/2^3$ [Hz] and generates an interrupt every 25 ms (at fc = 8 MHz).

LDW (TREG2), 61A8H ; Sets TREG2 (25 ms \div 23/fc = 61A8_H)

SET (EIRH). EF14 ; INTTC2 interrupt enable

ΕI

LD (TC2CR), 00101100B ; Starts TC2

(2) Event Counter Mode

In this mode, events are counted on the rising edge of the TC2 pin input. The contents of TREG2 are compared with the contents of the up-counter. If a match is found, an INTTC2 interrupt is generated, and the counter is cleared. The maximum frequency applied to the TC2 pin is fc/2⁴ [Hz] in NORMAL1/2 or IDLE1/2 mode, and fs/2⁴ [Hz] in SLOW or SLEEP mode.

Example: Sets the event counter mode and generates an INTT2 interrupt 640 counts later.

LDW (TREG2), 0280H ; Sets TREG2

SET (EIRH). EF14 ; INTTC2 interrupt enable

ΕI

LD (TC2CR), 00111100B ; Starts TC2

(3) Window Mode

In this mode, counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC2 pin input (window pulse) and an internal clock. The internal clock is selected with TC2CK. The contents of TREG2 are compared with the contents of up-counter. If a match is found, an INTTC2 interrupt is generated, and the up-counter is cleared to "0". It is necessary that the maximum applied frequency (TC2 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.




Figure 2-29. Window Mode Timing Chart

2.7 8-Bit Timer/Counter 3 (TC3)

2.7.1 Configuration




Figure 2-30. Timer/Counter 3

2.7.2 Control




Figure 2-31. Timer Register 3A/3B and TC3 Control Register

4.1 ms

The timer/counter 3 is controlled by a timer/counter 3 control register (TC3CR) and two 8-bit timer registers (TREG3A and TREG3B). Reset does not affect these timer registers.

2.7.3 Function

fc / 27

The timer/counter 3 has three operating modes: timer, event counter, and capture mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG3A are compared with the contents of up-counter. If a match is found, a timer/counter 3 interrupt (INTTC3) is generated, and the up-counter is cleared. Counting up resumes after the up-counter is cleared. The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Source clock Resolution Maximum setting time NORMAL1/2, IDLE1/2 mode SLOW, SLEEP mode fc = 8 MHz $fs = 32.768 \, kHz$ fc = 8 MHz $fs = 32.768 \, kHz$ DV7CK = 0DV7CK = 1 fc/2¹² [Hz] fs / 2⁴ [Hz] fs / 24 [Hz] 512 488.28 μ s 131.1 ms 124.5 ms μ S $fc/2^{10}$ $fs/2^2$ 128 122.07 μ s 32.6 ms 31.1 ms μ S

16

Table 2-5. Source Clock (Internal Clock) for Timer Counter 3

(2) Event Counter Mode

In this mode, the TC3 pin input pulses are used for counting up. Either the rising or falling edge can be selected with INT3ES (bit 3 in EINTCR). The contents of TREG3A are compared with the contents of the up-counter. If a match is found, an INTTC3 interrupt is generated and the counter is cleared. The maximum applied frequency is fc/2⁴ [Hz] in the NORMAL1/2 or IDLE1/2 mode, and fs/2⁴ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width.

 μ S

The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Example: Generates an interrupt every 0.5 s, inputing 50Hz pulses to the TC3 pin.

LD (TC3CR), 00001100 ; Sets TC3 mode, source clock LD (TREG3A), 19H ; $0.5 \text{ s} \div 1/50 = 25 = 19_{\text{H}}$

LD (TC3CR), 00011100B ; Start TC3

(3) Capture Mode

The pulse width, period and duty of the TC3 pin input are measured in this mode, which can be used in decoding the remote control signals, etc. The counter is free running by the internal clock. On the rising (falling) edge of the TC3 pin input, the current contents of counter is loaded into TREG3A, then the up-counter is cleared and an INTTC3 interrupt is generated. On the falling (rising) edge of the TC3 pin input, the current contents of the counter is loaded into the TREG3B. In this case, counting continues. At the next rising (falling) edge of the TC3 pin input, the current contents of counter are loaded into TREG3A, then the counter is cleared again and an interrupt is generated. If the counter overflows before the edge is detected, FF_H is set to the TREG3A and an overflow interrupt (INTTC3) is generated. During interrupt processing, it can be determined whether or not there is an overflow by checking whether or not the TREG3A value is FF_H. Also, after an interrupt (capture to TREG3A, or overflow detection) is generated, capture and overflow detection are halted until TREG3A has been read out; however, the counter continues.




Figure 2-32. Timing Chart for Capture Mode (INT3ES = 0)

INT4/TC3 input pulse width measurement (for detecting remote control receive waveform)

To detect and measure the low or high level width of waveforms input from INT4 or TC3, set timer 3 to capture mode and INT4/TC3 input edge detect to both edges.

Figure 2-33. is a timing chart of when timer 3 is used in capture mode. Numbers ① to ⑱ in Figure 2-33. are described below:

- Set INT4/TC3 edge detect to both edges.
 In Figure 2-33. INT4ES = 1 (falling edge is selected) and INT4W = 1 (both-edge detect enable).
 Change INT4ES and INT4W bits at #0024_H only when IMF = 0. After changing EINTCR, interrupt latches of external interrupts must be cleared to "0" using load instruction.
- Wake up timer 3 and enable timer 3 soft capture. Then the timer 3 counter starts free running. Also, enable timer 3 interrupts ($EF_8 = 1$).
- 3~⑤ At the selected (falling) edge of the INT4/TC3 input pin, the current counter value (K) is fetched to TREG3A and the counter is zero-cleared. At the same time, a timer 3 interrupt is generated.
- 6 The interrupt processing routine for the timer 3 interrupt sets EF_{12} in the interrupt enable register (EIR) to 1 and clears EF_8 to 0 so that INT4 can be detected at the non-selected (rising) edge of INT4/TC3 input.
- TREG3B and TREG3A are read next, because after a timer 3 interrupt by capture to TREG3A is generated, capture/overflow detect is halted until the next TREG3A read. Reading TREG3A by the interrupt processing routine resumes capture/overflow detect.
- ® ~ ⑩ Timer count continues. The counter value (m) is fetched to TREG3B at the next non-selected (rising) edge.
 - At this time, INT4 is generated.
- ① Simultaneously, bit 6 in INT4EDT (#0024) is set to 1.
- The interrupt processing routine for INT4 enables timer 3 interrupts and disables INT4 interrupts to detect the next edge (selected edge at (5)).
- ③~④ Same as ⑦, resumes next capture/overflow detect. TREG3B value (m) read at ⑭ is necessary to determine T_WL in Figure 2-33.

 At ③ #0024H is read: bit 6 (INT4EDT) and bit 2 (INT4EDT) are set to 1. After read, bits 6 and 2
- are both cleared.

 (5)~(6) Timer 3 count continues. The counter value (n) is fetched to TREG3A at the next selected (rising) edge. The counter is zero-cleared.
- (rising) edge. The counter is zero-cleared.

 At the same time, INT4 is generated.
- Interrupt processing for INT4 resumes at the next capture/overflow detect as at \Im . T_WH is determined by TREG3A value (n) and TREG3B value (m) read at 4.




Figure 2-33. Example of remote control waveform by timer 3 (in capture mode)

2.8 8-bit Timer/Counter (TC4)

2.8.1 Configuration




Figure 2-34. Timer/Counter 4

2.8.2 Control

The timer/counter 4 is controlled by a timer/counter 4 control register (TC4CR) and an 8-bit timer register 4 (TREG4). Reset does not affect TREG4.




Figure 2-35. Timer Register 4 and TC4 Control Register

2.8.3 Function

The timer/counter 4 has four operating modes: timer, event counter, programmable divider output, and PWM output mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG4 are compared with the contents of up-counter. If a match is found, a timer/counter 4 interrupt (INTTC4) is generated and the up-counter is cleared to "0". Counting up resumes after the up-counter is cleared.

Table 2-6. Source Clock (Internal Clock) for Timer/Counter 4

Source clock			Resolution		Maximum setting time	
NORMAL1/2, IDLE1/2 mode		CLOW CLEED Is		Ι		_
DV7CK = 0	DV7CK = 1	SLOW, SLEEP mode	fc = 8 MHz	fs = 32.768 kHz	fc = 8 MHz	fs = 32.768 kHz
fc / 2 ¹¹ [Hz]	fs / 2 ³ [Hz]	fs / 2 ³ [Hz]	256 <i>μ</i> s	244.14 μs	65.3 ms	62.2 ms
fc / 2 ⁷	_	_	16 μ s	_	4.1 ms	_
fc / 2³	_	_	1 <i>μ</i> s	_	255 <i>μ</i> 5	_

(2) Programmable Divider Output (PDO) Mode

The internal clock is used for counting up. The contents of TREG4 are compared with the contents of the up-counter. Timer F/F 4 output is toggled and the counter is cleared each time a match is found. Timer F/F 4 output is inverted and output to the PDO (P44) pin. This mode can be used for 50 % duty pulse output. Timer F/F 4 can be initialized by program, and it is initialized to "0" during reset. An INTTC4 interrupt is generated each time the PDO output is toggled.




Figure 2-36. Timing Chart for PDO Mode

(3) Pulse Width Modulation (PWM) Output Mode

PWM output with a resolution of 8 bits is possible. The internal clock is used for counting up. The contents of TREG4 are compared with the contents of up-counter. If a match is found, the timer F/F 4 output is toggled. The counter continues counting. And, when an overflow occurs, the timer is again toggled and the counter is cleared. Timer F/F 4 output is inverted and output to the PWM (P44) pin. An INTTC4 interrupt is generated when an overflow occurs.

TREG4 is configured a 2-stage shift register and, during output, will not switch until one output cycle is completed even if TREG4 is overwritten; therefore, output can be altered continuously. Also, the first time, TREG4 is shifted by setting TC4S (bit 4 in TC4CR) to "1" after data are loaded to TREG4.




Figure 2-37. Timing Chart for PWM Mode

Table 2-7. PWM Output Mode

Source clock			Resolution		Maximum setting time	
NORMAL1/2, IDLE1/2 mode		s on seen a	Nes	old tion	waxiiiaiii setting time	
DV7CK = 0	DV7CK = 1	SLOW, SLEEP mode fc = 8 MHz fs		fs = 32.768 kHz	fc = 8 MHz	fs = 32.768 kHz
fc/2 ¹¹ [Hz] fc/2 ⁷ fc/2 ³	fs / 2 ³ [Hz] fc / 2 ⁷ fc / 2 ³	fs / 2³ [Hz] - -	256 μs 16 μs 1 μs	244.14 <i>μ</i> s	65.5 ms 4.1 ms 256 μs	62.5 ms

2.9 Serial Bus Interface (SBI)

The 87CH75/M75 each have a 1-channel serial bus interface which employs a clocked-synchronous 8-bit serial bus interface and an I²C bus (a bus system by Philips).

The serial interface is connected to an external device through P31 (SDA) and P30 (SCL) in the I²C bus mode; and through P32 (SCKO), P31 (SOO) and P30 (SIO) in the clocked-synchronous 8-bit SIO mode.

The serial bus interface pins are also used for the P3 port. When used for serial bus interface pins, set the P3 output latches of these pins to "1". When not used for serial bus interface pins, the pin is used as a normal I/O port.

2.9.1 Configuration




Figure 2-38. Serial Bus Interface (SBI)

2.9.2 Control

The following registers are used for control and operation status monitoring when using the serial bus interface (SBI).

- Serial bus interface control register 1 (SBICR1)
- Serial bus interface control register 2 (SBICR2)
- Serial bus interface data buffer register (SBIDBR)
- I²C bus address register (I2CAR)
- Serial bus interface status register (SBISR)

The above registers differ depending on an mode to be used. Refer to Section "2.9.4 I²C bus mode control" and "2.9.6 Clocked-synchronous 8-bit SIO mode control".

2.9.3 The Data Format in The I²C Bus Mode

The data format when using the 87CH75/M75 in the I²C bus mode are shown in figure 2-39.




Figure 2-39. Data Format in I²C Bus Mode

2.9.4 I²C Bus Mode Control

The following registers are used for control and operation status monitoring when using the serial bus interface (SBI) in the I²C bus mode.




Figure 2-40. Serial Bus Interface Control Register 1, Serial Bus Interface Data Buffer Register and I²C Bus Address Register In The I²C Bus Mode




Figure 2-41. Serial Bus Interface Control Register 2 and Serial Bus Interface Status Register In The I²C Bus Mode

(1) Acknowledge mode specification

Set the ACK (bit 4 in SBICR1) to "1" for operation in the acknowledge mode. The 87CH75/M75 generate an additional clock pulse for an acknowledge signal when operating in the master mode. In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the low level in order to generate the acknowledge signal.

Reset the ACK for operation in the non-acknowledge mode. The 87CH75/M75 do not generate a clock pulse for the acknowledge signal when operating in the master mode.

(2) Number of transfer bits

The BC (bits 7 to 5 in SBICR1) is used to select a number of bits for transmitting and receiving data. Since the BC is cleared to "000" as a start condition, a slave address and direction bit transmissions are always executed in 8 bits. Other than these, the BC retains a specified value.

(3) Serial clock

a. Clock source

The SCK (bits 2 to 0 in SBICR1) is used to select a maximum transfer frequency output from the SCL pin in the master mode.




Figure 2-42. Clock Source

b. Clock synchronization

In the I²C bus mode, in order to drive a bus with a wired AND, a master device which pulls down a clock pulse to low will, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The 87CH75/M75 have a clock synchronization function for normal data transfer even when more than one master exists on a bus.

The example explains clock synchronization procedures when two masters simultaneously exist on a bus.




Figure 2-43. Clock Synchronization

As Master 1 pulls down the SCL pin to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, Master 2 resets counting a clock pulse in the high level and sets the SCL pin to the low level.

Master 1 finishes counting a clock pulse in the low level at point "b" and sets the SCL pin to the high level. Since Master 2 holds the SCL line of the bus at the low level, Master 1 waits for counting a clock pulse in the high level. After Master 2 sets a clock pulse to the high level at point "c" and detects the SCL line of the bus at the high level, Master 1 starts counting a clock pulse in the high level.

The clock pulse on the bus is determined by the master device with the shortest high-level period and the master device with the longest low-level period from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When the 87CH75/M75 are used as a slave device, set the slave address and ALS to the I2CAR. Set "0" to the ALS for the address recognition mode.

(5) Master / slave selection

Set the MST (bit 7 in SBICR2) to "1" for operating the 87CH75/M75 as a master device.

Reset the MST for operation as a slave device. The MST is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

(6) Transmitter / receiver selection

Set the TRX (bit 6 in SBICR2) to "1" for operating the 87CH75/M75 as a transmitter. Reset the TRX for operation as a receiver. When data with an addressing format is transferred in the slave mode, when a slave address with the same value that an I2CAR or a GENERAL CALL is received the TRX is set to "1" if the direction bit (R/W) sent from the master device is "1", and is cleared to "0" if the bit is "0". In the master mode, after an acknowledge signal is returned from the slave device with the hardware, the TRX is set to "0" if a transmitted direction bit is "1", and set to "1" if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

The TRX is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

(7) Start / stop condition generation

A start condition and the slave address and the direction bit written to the data buffer register are output on the bus by writing "1" to the MST, TRX and BB when the BB (bit 5 in SBICR2) is "0". It is necessary to set "1" to ACK beforehand.




Figure 2-44. Start Condition Generation and Slave Address Generation

When the BB is "1", sequence of generating a stop condition is started by writeng "1" to the MST, TRX, and PIN, and "0" to the BB. Do not modify the contents of MST, TRX, BB and PIN until a stop condition is generated on a bus.




Figure 2-45. Stop Condition Generation

The bus condition can be indicated by reading the contetns of the BB (bit 5 in SBISR). The BB is set to "1" when a start condition on a bus is detected and is cleared to "0" when a stop condition is detected.

(8) Interrupt service request cancel

When a serial bus interface interrupt request (INTSBI) occurs, the PIN (bit 4 in SBISR) is cleared to "0". During the timer that the PIN is "0", the SCL pin is pulled down to the low level.

The PIN is cleared to "0" when 1-word of data is transmitted or received. Either writing/reading data to/from the SBIDBR sets the PIN to "1".

The time from the PIN being set to "1" until the SCL pin is released takes t_{I OW}.

In the address recognition mode (ALS = 0), the PIN is cleared to "0" when the received slave address is the same as the value set at the I2CAR or when a GENERAL CALL is received (all 8-bit data are "0" after a start condition). Although the PIN(bit 4 in SBICR2) can be set to "1" by the program, the PIN is not set to "0" when "0" is written.

(9) Serial bus interface operating mode

The SBIM (bits 3, 2 in SBICR2) is used to specify the serial bus interface operation mode. Set the SBIM to "10" when used in the I²C bus mode.

Switch a mode to port after making sure that a bus is free.

(10) Arbitration lost detection monitor

Attached "ADDITIONAL INFORMATION" showed in SECTION 8 describe more detail and some notice for usage of I²C Bus.

Please read carefully it if you are going to use I²C Bus function in your application system.

Since more than one master device can exist simultaneously on a bus in the I²C bus mode, a bus arbitration procedure is implemented in order to guarantee the contents of transferred data.

Data on the SDA line is used for bus arbitration of the I²C bus.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on the bus. Master 1 and Master 2 output the same data until point "a". After Master 1 outputs "1" and Master 2, "0", the SDA line of the bus is wired AND and the SDA line is pulled down to the low level by Master 2. When the SCL line of the bus is pulled up at point "b", the slave device reads data on the SDA line, that is, data in Master 2. Data transmitted from Master 1 becomes invalid. The state in Master 1 is called "arbitration lost". A master device which loses arbitration releases the SDA pin in order not to effect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 2-46. Arbitration Lost

The 87CH75/M75 compare levels of the SDA line of the bus with those of the 87CH75/M75 SDA pin at the rising edge of the SCL line. If the levels are unmatched, arbitration is lost and the AL (bit 3 in SBISR) is set to "1".

When the AL is set to "1", the MST and TRX are reset to "0" and the mode is switched to a slave receiver mode. The 87CH75/M75 generate the clock pulse until data, when the AL is "1", is transmitted.

The AL is reset to "0" by writing/reading data to / from the SBIDBR or writing data to the SBICR2.




Figure 2-47. Example of when 87CH75/M75 are a Master B

(11) Slave address match detection monitor

The AAS (bit 2 in SBISR) is set to "1" in the slave mode, in the address recognition mode (ALS = 0), or when receiving a slave address with the same value that sets a GENERAL CALL or I2CAR. When the ALS is "1", the AAS is set to "1" after receiving the first 1-word of data. The AAS is cleared to "0" by after writing / reading data to / from a data buffer register.

(12) GENERAL CALL detection monitor

The AD0 (bit 1 in SBISR) is set to "1" in the slave mode, when all 8-bit data received immediately after a start condition are "0". The AD0 is cleared to "0" when a start or stop condition is detected on the bus.

(13) Last received bit monitor

The SDA value stored at the rising edge of the SCL line is set to the LRB (bit 0 in SBISR). When the contents of the LRB are read immediately after an INTSBI interrupt request is generated in the acknowledge mode, and ACK signal is read.

2.9.5 Data Transfer in I²C bus Mode

(1) Device Initialization

Set the ACK, CHS, and SCK in the SBICR1. Specify "0" to bits 7 to 5, 3.

Set a slave address and the ALS (ALS = 0 when an addressing format) to the I2CAR.

After confirming that input signals via port are high level, for specifying the default setting to a slave receiver mode, clear "0" to the MST, TRX, and BB in the SBICR2; "1" to the PIN; "10" to the SBIM; and "0" to bits 0 and 1.

(2) Start Condition and Slave Address Generation

Confirm a bus free status (when BB = 0).

Set the ACK to "1" and specify a slave address and a direction bit to be transmitted to the SBIDBR. When the BB is "0", the start condition are generated and the slave address and the direction bit which are set to the SBIDBR are output on a bus by writing "1" to the MST, TRX, BB, and PIN. A slave device receives these data and pulls down the SDA line of the bus to the low level at the acknowledge signal timing. An INTSBI interrupt request occurs at the 9th falling edge of the SCL clock cycle, and the PIN is cleared to "0". The SCL pin is pulled down to the low level while the PIN is "0". When an interrupt request occurs, the TRX changes by the hardware according to the direction bit only when an acknowledge signal is returned from the slave device.




Figure 2-48. Start Condition Generation and Slave Address Transfer

(3) 1-word Data Transfer

Check the MST by the INTSBI interrupt process after a 1-word data transfer is completed, and determine whether the mode is a master or slave.

a. When the MST is "1" (Master mode)

Check the TRX and determine whether the mode is a transmitter or receiver.

① When the TRX is "1" (Transmitter mode)

Check the LRB. When the LRB is "1", a receiver does not request data. Implement the process to generate a stop condition and terminate data transfer.

When the LRB is "0", the receiver requests new data. When the next transmitted data is other than 8 bits, set the BC and write the transmitted data to the SBIDBR. After writing the data, the PIN becomes "1", a serial clock pulse is generated for transferring a new 1-word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, an INTSBI interrupt request occurs. The PIN becomes "0" and the SCL pin is pulled down to the low level. If the data to be transferred is more than one word in length, repeat the procedure from the LRB checking above.




Figure 2-49. Example when BC = "000", ACK = "1"

When the TRX is "0" (Receiver mode)

When the next transmitted data is other than 8 bits, set the BC again. Set the ACK to "1" and read the received data from the SBIDBR (data which is read immediately after a slave address is sent is undefined). After the data is read, the PIN becomes "1". The 87CH75/M75 outputs a serial clock pulse to the SCL to transfer new 1-word of data and sets the SDA pin to "0" at the acknowledge signal timing.

An INTSBI interrupt request occurs and the PIN becomes "0". Then the 87CH75/M75 pulls down the SCL pin to the low level. The 87CH75/M75 output a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from the SBIDBR.




Figure 2-50. Example when BC = "000", ACK = "1"

In order to terminate transmitting data to a transmitter, clear the ACK to "0" before reading data which is 1 word before the last data to be received. The last data does not generate a clock pulse for the acknowledge signal. After the data is transmitted and an interrupt request has occurred, set the BC to "001" and read the data. The 87CH75/M75 generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA line of the bus keeps the high level. The transmitter receives the high-level signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After 1-bit data is received and an interrupt request has occurred, the 87CH75/M75 generates a stop condition and terminates data transfer.




Figure 2-51. Termination of Data Transfer in Master Receiver Mode

b. When the MST is "0" (Slave mode)

In the slave mode, an INTSBI interrupt request occurs when the 87CH75/M75 receive a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is complete after matching a received slave address. In the master mode, the 87CH75/M75 operate in a slave mode if it is losing arbitration. An INTSBI interrupt request occurs when word data transfer terminates after losing arbitration. When an INTSBI interrupt request occurs, the PIN (bit 4 in the SBICR2) is reset, and the SCL pin is pulled down to the low level. Either reading/writing from/to the SBIDBR or setting the PIN to "1" releases the SCL pin after taking t_{LOW} time.

In the slave mode, the 87CH75/M75 operate either in normal slave mode or in slave mode after losing arbitration.

Check the AL (bit 3 in the SBISR), the TRX (bit 6 in the SBISR), the AAS (bit 2 in the SBISR), and the AD0 (bit 1 in the SBISR) and implements processes according to conditions listed in the next table.

TRX	AL	AAS	AD0	Conditions	Process
1	1	1	0	The 87CH75/M75 loses arbitration when transmitting a slave address and receives a slave address of which the value of the direction bit sent from another master is "1".	Set the number of bits in 1 word to the BC and write transmitted data to the SBIDBR.
	0	1	0	In the slave receiver mode, the 87CH75/M75 receives a slave address of which the value of the direction bit sent from the master is "1".	
		0	0	In the slave transmitter mode, 1-word data is transmitted.	Check the LRB. If the LRB is set to "1", set the PIN to "1" since the receiver does not request next data. Then, clear the TRX to "0" release the bus. If the LRB is cleared to "0", set the number of bits in a word to the BC and write transmitted data to the SBIDBR since the receiver requests next data.
0	1	0	1/0	The 87CH75/M75 loses arbitration when transmitting a slave address and receives a slave address or GENERAL CALL of which the value of the direction bit sent from another master is "0". The 87CH75/M75 loses arbitration when	Read the SBIDBR for setting the PIN to "1" (reading dummy data) or write "1" to the PIN.
				transmitting a slave address or data and terminates transferring word data.	
	0	1	1/0	In the slave receiver mode, the 87CH75/M75 receives a slave address or GENERAL CALL of which the value of the direction bit sent from the master is "0".	
		0	1/0	In the slave receiver mode, the 87CH75/M75	Set the number of bits in a word to the BC

Table 2-8. Operation in the Slave Mode

and read received data from the SBIDBR.

terminates receiving of 1-word data.

(4) Stop Condition Generation

When the BB is "1", a sequence of generating a stop condition is started by writing "1" to the MST, TRX, and PIN, and "0" to the BB. Do not modify the contents of the MST, TRX, BB, PIN until a stop condition is generated on a bus. When a SCL line of bus is pulled down by other devices, the 87CH75/M75 generates a stop condition after they release a SCL line.




Figure 2-52. Stop Condition Generation

(5) Restart

Restart is used to change the direction of data transfer between a master device and a slave device during transferring data. The following explains how to restart when the 87CH75/M75 is in the master mode.

Specify "0" to the MST, TRX, and BB and "1" to the PIN and release the bus. The SDA pin retains the high level and the SCL pin is released. Since a stop condition is not generated on a bus, a bus is assumed to be in a busy state from other devices. Check the BB until it becomes "0" to check that the SCL pin of the 87CH75/M75 is released. Check the LRB until it becomes "1" to check that the SCL line of a bus is not pulled down to the low level by other devices. After confirming that a bus stays in a free state, generate a start condition with procedure (2).

In order to meet setup time when restarting, take at least 4.7 [μ s] of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.




Figure 2-53. Timing Diagram when Restarting the 87CH75/M75

2.9.6 Clocked-synchronous 8-bit SIO Mode Control

The following registers are used for control and operation status monitoring when using the serial bus interface (SBI) in the clocked-synchronous 8-bit SIO mode.




Figure 2-54. Control Register / Data Buffer Register / Status Register in SIO Mode

(1) Serial clock

a. Clock source

The SCK(bits 2 to 0 in SBICR1) is used to select the following functions.

① Internal clock

In an internal clock mode, any of seven frequencies can be selected. The serial clock is output to the outside on the <u>SCKO</u> pin. The <u>SCKO</u> pin becomes a high level when data transfer starts. When writing (in the transmit mode) or reading (in the receive mode) data cannot follow the serial clock rate, an automatic-wait function is executed to stop the serial clock automatically and hold the next shift operation until reading or writing is complete.




Figure 2-55. Automatic Wait Function

② External clock (SCK = "111")

An external clock supplied to the \overline{SCKO} pin is used as the serial clock. In order to ensure shift operation, a pulse width of at least 4 machine cycles is required for both high and low levels in the serial clock. The maximum data transfer frequency is 250 kHz (fc = 8 MHz).




Figure 2-56. The Maximum Data Transfer Frequency in The External Clock Input

b. Shift edge

The leading edge is used to transmit data, and the trailing edge is used to receive data.

① Leading edge

Data is shifted on the leading edge of the serial clock (at a falling edge of the SCKO pin input / output).

2 Trailing edge

Data is shifted on the trailing edge of the serial clock (at a rising edge of the SCKO pin input / output).




Figure 2-57. Shift Edge

(2) Transfer mode

The SIOM (bits 5 and 4 in SBICR) is used to select a transmit, receive, or transmit/receive mode.

a. 8-bit transmit mode

Set a control register to a transmit mode and write data to the SBIDBR.

After the data is written, set the SIOS to "1" to start data transfer. The transmitted data is transferred from the SBIDBR to the shift register and output to the SOO pin in synchronous with the serial clock, starting from the least significant bit (LSB). When the data is transferred to the shift register, the SBIDBR becomes empty. The INTSBI (buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to the SBIDBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBIDBR by the interrupt service program.

When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting data is ended by cleaning the SIOS to "0" by the buffer empty interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set the SIOF (bit 3 in the SBISR) to be sensed. The SIOF is cleared to "0" when transmitting is complete. When the SIOINH is set, transmitting data stops. The SIOF turns "0".

When the external clock is used, it is also necessary to clear the SIOS to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.




Figure 2-58. Transfer Mode

Example: SIO0 transfer end command (External clock)

STEST1 : TEST (SBISR).SEF ; If SEF = 1 then loop

JRS F, STEST1

STEST2 : TEST (P3).6 ; If $\overline{SCK} = 0$ then loop

JRS T, STEST2

LD (SBICR1), 00000111B ; SIOS \leftarrow 0




Figure 2-59. Transmitted Data Hold Time at End of Transmit

b. 8-bit receive mode

Set a control register to a receive mode and the SIOS to "1" for switching to a receive mode. Data is received from the SI pin to the shift register in synchronous with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBIDBR. The INTSBI (buffer full) interrupt request is generated to request of reading the received data. The data is then read from the SBIDBR by the interrupt service program.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated until the received data is read from the SBIDBR.

When the external clock is used, since shift operation is synchronized with the clock pulse provided externally, the received data should be read before new data is transferred to the SBIDBR. If the received data is not read, further data to be received is canceled. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read.

When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Receiving data is ended by clearing the SIOS to "0" by the buffer full interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm if data is surely received by the program, set the SIOF (bit 3 in SBIDBR) to be sensed. The SIOF is cleared to "0" when receiving is complete. After confirming that receiving has ended, the last data is read. When the SIOINH is set, receiving data stops. The SIOF turns "0" (the received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, conclude receiving data by clearing the SIOS to "0", read the last data, and then switch the mode.




Figure 2-60. Receive Mode (Example: Internal clock)

c. 8-bit transmit / receive mode

Set a control register to a transmit / receive mode and write data to the SBIDBR. After the data is written, set the SIOS to "1" to start transmitting / receiving. When transmitting, the data is output from the SO pin on the leading edges in synchronous with the serial clock, starting from the least significant bit (LSB). When receiving, the data is input to the SI pin on the trailing edges of the serial clock. 8-bit data is transferred from the shift register to the SBIDBR, and the INTSBI interrupt request occurs. The interrupt service program reads the received data from the shift register to the SBIDBR, and the INTSBI interrupt request occurs. The interrupt service program reads the received data from the data buffer register and writes data to be transmitted. The SBIDBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.

When the internal clock is used, automatic-wait function is initiated until received data is read and next data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read and transmitted data is written.

When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting / receiving data is ended by cleaning the SIOS to "0" by the INTSBI interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The transmit / receive mode ends when the transfer is complete. In order to confirm if data is surely transmitted / received by the program, set the SIOF (bit 3 in SBISR) to be sensed. The SIOF becomes "0" after transmitting / receiving is complete. When the SIOINH is set, transmitting / receiving data stops. The SIOF turns "0".

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, conclude transmitting/receiving data by clearing the SIOS to '0", read the last data, and then switch the transfer mode.




Figure 2-61. Transmit / Receive Mode (Example: Internal clock)




Figure 2-62. Transmitted Data Hold Time at End of Transmit / Receive

2.10 Serial Interface (SIO1, SIO2)

The 87CH75/M75 each have one clocked-synchronous 8-bit serial interface (SIO1). Each serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data.

The serial interfaces are connected to external devices via pins P02 (SO1), P01 (SI1), P00 (SCK1) for SIO1. The serial interface pins are also used as port P0. When used as serial interface pins, the output latches of these pins should be set to "1". In the transmit mode, pins P01 can be used as normal I/O ports, and in the receive mode, the pins P02 can be used as normal I/O ports.

2.10.1 Configuration




Figure 2-63. Serial Interfaces

2.10.2 Control

The serial interfaces are controlled by SIO1 control registers (SIO1CR1/SIO1CR2). The serial interface status can be determined by reading SIO status registers (SIO1SR).

The transmit and receive data buffer is controlled by the BUF (bits 2-0 in SIO1CR2). The data buffer is assigned to addresses 0FF8_H - 0FFF_H for SIO1 in the DBR area, and can continuously transfer up to 8 words (bytes or nibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO1) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with WAIT (bits 4 and 3 in SIO1CR2).

SIO Control Registers 1

SIO1CR1 (0027_H)

I	7 6 SIOS SIO	5 4 3 2	1 0 SCK _ (Initial value : 0000 0000)	
	SIOS	Indicate transfer start/stop	0 : Stop 1 : Start	
	SIOINH	Continue/abort transfer	0 : Continue transfer 1 : Abort transfer (automatically cleared after abort)	
	SIOM	Transfer mode select	000 : 8-bit transmit mode 010 : 4-bit transmit mode 100 : 8-bit transmit/receive mode 101 : 8-bit receive mode 110 : 4-bit receive mode	write only
	SCK	Serial clock select	$ \begin{array}{c} 000: \text{Internal clock fc/} 2^{13} \text{ or fs/} 2^{5} \text{ [Hz]} \\ 001: \text{Internal clock fc/} 2^{8} \\ 010: \text{Internal clock fc/} 2^{6} \\ 011: \text{Internal clock fc/} 2^{5} \\ \end{array} $	

Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz]


Note 2: Set SIOS to "0" and SIOINH to "1" when setting the transfer mode or serial clock.

Note 3: SIO1CR1 is write-only register, which cannot access any of in read-modify-write instruction such as bit operate, etc.

111: External clock (input from SCK pin)

SIO1 Control Registers 2


SIO1CR2 (0028_H)



Note 1: *; don't care

Note 2: WAIT is valid only in the 8-bit transmit / receive and 8-bit receive modes.

Note 3: T_f ; frame time, T_D ; data transfer time



Note 4: The lower 4 bits of each buffer are used during 4-bit transfers. Zeros (0) are stored to the upper 4bits when receiving.

Note 5: Transmitting starts at the lowest address. Received data are also stored starting from the lowest address to the highest address. For example, in the case of SIO, the first buffer address transmitted is 0FF8_H.

Note 6: The value to be loaded to BUF is held after transfer is completed.

Note 7: SIO1CR2 are write-only registers, which cannot access any of in read-modify-write instruction such as bit operate, etc.

SIO1, SIO2 Status Registers

SIO1SR (0020_H)

SIOF	F SEF "1" "1" "1" "1" "1"					
SIOF		Serial transfer operating status monitor	0 : Transfer terminated 1 : Transfer in process			
6.5	_	Shift operating status	0 : Shift operation terminated	only		

1: Shift operation in process

Figure 2-64. SIO Control Registers and Status Registers

(1) Serial Clock

a. Clock Source

SCK (bits 2 - 0 in SIO1CR1) is able to select the following:

1 Internal Clock

monitor

Any of four frequencies can be selected. The serial clock is output to the outside on the SCK1 pin. The SCK pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.

Table 2-9. Serial Clock Rate

	Serial clock	Maximum transfer rate			
NORMAL1/2,	IDLE1/2 mode	CLOW CLEED a da	Waxiiiaii aariste face		
DV7CK = 0	DV7CK = 1	SLOW, SLEEP mode	At fc = 8 MHz	At fs = 32.768 kHz	
fc / 2 ¹³ [Hz] fc / 2 ⁸ fc / 2 ⁶ fc / 2 ⁵	fs / 2 ⁵ [Hz] fc / 2 ⁸ fc / 2 ⁶ fc / 2 ⁵	fs / 2 ⁵ [Hz] - - -	0.95 Kbit/s 30.5 122 244	1 Kbit/s	

Note: 1K bit = 1024 bit





Figure 2-66. Clock Source (Internal Clock)

② External Clock

An external clock connected to the $\overline{SCK1}$ pin is used as the serial clock. In this case, the P00 ($\overline{SCK1}$) output latch must be set to "1". To ensure shifting, a pulse width of at least 4 machine cycles is required. Thus, the maximum transfer speed is 244K-bit/s. (at fc = 8 MHz).



b. Shift edge

The leading edge is used to transmit, and the trailing edge is used to receive.

① Leading Edge

Transmitted data are shifted on the leading edge of the serial clock (falling edge of the SCK1 pin input/output).

2 Trailing Edge

Received data are shifted on the trailing edge of the serial clock (rising edge of the SCK1 pin input/output).




Figure 2-67. Shift Edge

(2) Number of Bits to Transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving.

The data is transferred in sequence starting at the least significant bit (LSB).

(3) Number of Words to Transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred is loaded to BUF in SIOBCR. An INTSIO interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change.




Figure 2-68. Number of Bits to Transfer (Example : 4-bit serial transfer)

(4) Transfer Mode

SIOM (bits 5 - 3 in SIO1CR1) is used to select the transmit, receive, or transmit/receive mode.

a. 4-bit and 8-bit Transmit Modes

In these modes, the SIO1CR1 is set to the transmit mode and then the data to be transmitted first are written to the data buffer registers (DBR). After the data are written, the transmission is started by setting SIOS to "1". The data are then output sequentially to the SO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO (buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the BUF has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note: Waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK1.

The transmission is ended by clearing SIOS to "0" at the time that the final bit of the data being shifted out has been transferred. That the transmission has ended can be determined from the status of SIOF (bit 7 in SIO1SR) because SIOF is cleared to "0" when a transfer is completed.

When an external clock is used, it is also necessary to clear SIOS to "0" before shifting the next data; otherwise, dummy data will be transmitted and the operation will end.




Figure 2-69. Transfer Mode (Example: 8-bit, 1 Word Transfer)




Figure 2-70. Transmitted Data Hold Time at End of Transmit

b. 4-bit and 8-bit Receive Modes

After setting the control registers to the receive mode, set SIOS to "1" to enable receiving. The data are then transferred to the shift register via the SI1 pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the BUF has been received, an INTSIO (buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note: Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.

Clear SIOS to "0" to end receiving. When SIOS is cleared, the current data are transferred to the buffer in 4-bit or 8-bit blocks. The receiving mode ends when the transfer is completed. SIOF is cleared to "0" when receiving is ended and thus can be sensed by program to confirm that receiving has ended.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOS to "0", read the last data and then switch the transfer mode.




Figure 2-71. Receive Mode (Example: 8-bit, 1 word, internal clock)

c. 8-bit Transmit/Receive Mode

After setting the control registers to the 8-bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable transceiving by setting SIOS to "1". When transmitting, the data are output from the SO1 pin at leading edges of the serial clock. When receiving, the data are input to the SI pin at the trailing edges of the serial clock. 8-bit data are transferred from the shift register to the data buffer register. An INTSIO interrupt is generated when the number of data words specified with the BUF has been transferred. The interrupt service program reads the received data from the data buffer register and then writes the data to be transmitted. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the received data.

When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK1.

When the internal clock is used, a wait is initiated until the received data are read and the next data are written.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

Clear SIOS to "0" to enable the transmit mode. When SIOS is cleared, the current data are transferred to the data buffer register in 8-bit blocks. The transmit mode ends when the transfer is completed. SIOF is cleared to "0" when receiving is ended and thus can be sensed by program to confirm that receiving has ended.




Figure 2-72. Transmit/Receive Mode (Example: 8-bit, 1word, internal clock)




Figure 2-73. Transmitted Data Hold Time at End of Transmit/receive

2.11 8-bit A/D Converter (ADC)

The 87CH75/M75 each have an 8-channel multiplexed-input 8-bit successive approximate type A/D converter with sample and hold.

2.11.1 Configuration




Figure 2-74. A/D Converter

2.11.2 Control

The A/D converter is controlled by an A/D converter control register (ADCCR).

A/D Conversion Result Register									
	7	6	5	4	3	2	1	0	
ADCDR (000F _H)			:						Read only




Figure 2-76. A/D converter control register and A/D conversion result register

2.11.3 Operation

Apply analog reference voltage to pins VAREF and VASS.

(1) Start of A/D conversion

First, set the corressponding P4CR and P5CR bit to "0" for analog input. Clear the AINDS (bit 4 in ADCCR) to "0" and select one of eight analog input AIN17-AIN0 with the SAIN (bits 3-0 in ADCCR).

Note: The pin that is not used as an analog input can be used as regular input/output pins. During conversion, do not perform output instruction to maintain a precision for all of the pins.

A/D conversion is started by setting the ADS (bit 6 in ADCCR) to "1".

Conversion is accomplished in 46 machine cycles (184/fc [s]). When fc is 8 MHz, it needs 23 μ s.

The EOCF (bit 7 in ADCCR) is set to "1" at end of conversion.

Setting ADS to "1" in A/D conversion starts converting over again. An analog input voltage is sampled at intervals of four cycles after starting A/D conversion.

(2) Reading of A/D conversion result

After the end of conversion, read the conversion result from the ADCDR.

The EOCF is automatically cleared to "0" when reading the ADCDR.

Undefined value is read in A/D conversion.

(3) A/D conversion in STOP mode

When the MCU places in the STOP mode during the A/D conversion, the conversion is terminated and the ADCDR contents become indefinite. After returning from STOP mode, EOCF is kept to be cleared to "0".

However, if the STOP mode is started after the end of conversion (EOCF = 1), the ADCDR contents are held.




Figure 2-77. A/D Conversion Timing Chart

Example:

SLOOP

; AIN SELECT

LD (ADCCR), 00100100B; selects AIN4

; A/D CONVERT START

SET (ADCCR). 6 ; ADS = 1 : TEST (ADCCR). 7 ; EOCF = 1?

JRS T, SLOOP ; RESULT DATA READ

LD (9EH), (ADCDR)




Figure 2-78. Analog Input Voltage vs A/D Conversion Result (typ.)

2.12 Vacuum Fluorescent Tube (VFT) Driver Circuit

The 87CH75/M75 features built-in high-breakdown voltage output buffers for directly driving fluorescent tubes, and a display control circuit used to automatically transfer display data to the output port.

The segment and the digit, as it is the VFT drive circuit which included in the usual products, are not allocated. The segment and the digit can be freely allocated in the timing (T0 to T15) which is specified according to the display tube types and the layout.

2.12.1 Functions

- (1) 51 high-breakdown voltage output buffers built-in.
 - Large current output pin (typ. 20mA) 16 (V0 to V15)
 - Middle current output pin (typ. 8mA) 35 (V16 to V50)

There is also the VKK pin used for the VFT drive power supply.

- (2) The dynamic lighting system makes it possible to select 1 to 16 digits (T0 to T15) by program.
- (3) Pins not used for VFT driver can be used as general-purpose ports.
 - Pins can be selected using the VSEL (bits 4 to 0) in VFT control register1 bit by bit.
- (4) Display data (112 bytes in DBR) are automatically transferred to the VFT output pin.
- (5) Brightness level can be adjusted in 8 steps using the dimmer function.
- (6) Four types (fc/212 to fc/29) of display time can be selected.

2.12.2 Configuration




Figure 2-51.

2.12.3 Control

The VFT driver circuit is controlled by the VFT control registers (VFTCR1, VFTCR2). Reading VFTSR determines the VFT operating status.

Switching the mode from NORMAL1/2 to SLOW or STOP puts the VFT driver circuit into blanking state (BLK is set to "1" and EXEY is cleared to "0"; values set in the VFT control registers except BLK and EKEY are maintained), and sets segment outputs and digit outputs are cleared to "0". Thus, ports P6 to P9, and PD to PF function as general-purpose output ports with pull-down.




Figure 2-80. VFT Control Register 1




Figure 2-81. VFT control Register 2, VFT status register

(1) Setting of Display mode

VFT display mode is set by VFT control register 1 (VFTCR1) and VFT control register 2 (VFTCR2). VFT control register 1 (VFTCR1) sets 1 display time (tdisp) and the number of display lines (VSEL), and VFT control register 2 (VFTCR2) sets dimmer timer (DIM) and state (STA). (BLK of VFTCR1 must be set to "1".) The segments and the digits are not fixed, so that they can be freely allocated. However the number of states must be specified according to the number of digits of VFT which you use. Thought the layout of VFT display mode is freely allocated, the followings are recommended; usually, large current output (V0 to V15) is used for a digit, and middle current output (V16 to V50) is used for a segment.

(See Display operation in section 2.12.4 for display timing and data setting procedures.)

(2) Display data setting

Data are converted into VFT display data by instructions. The converted data stored in the display data buffer (addresses 0F80 to 0FEF in DBR) are automatically transferred to the VFT driver circuit, then transferred to the high-breakdown voltage output buffer. Thus, to change the display pattern, just change the data in the display data buffer.

Bits in the VFT segment (dot) and display data area correspond one to one. When data are set to 1, the segments corresponding to the bits light. The display data buffer is assigned to the DBR area shown in Figure 2-82. (The display data buffer can not be used as data memory)

bit	0 to 7	0 to 3	Timing					
	0F80 _H	0F90 _H	0FA0 _H	0FB0 _H	0FC0 _H	0FD0 _H	0FE0 _H	T0
	0F81 _H	0F91 _H	0FA1 _H	0FB1 _H	0FC1 _H	0FD1 _H	0FE1 _H	T1
	0F82 _H	0F92 _H	0FA2 _H	0FB2 _H	0FC2 _H	0FD2 _H	0FE2 _H	T2
	0F83 _H	0F93 _H	0FA3 _H	0FB3 _H	0FC3 _H	0FD3 _H	0FE3 _H	Т3
	0F84 _H	0F94 _H	0FA4 _H	0FB4 _H	0FC4 _H	0FD4 _H	0FE4 _H	T4
	0F85 _H	0F95 _H	0FA5 _H	0FB5 _H	0FC5 _H	0FD5 _H	0FE5 _H	T5
	0F86 _H	0F96 _H	0FA6 _H	0FB6 _H	0FC6 _H	0FD6 _H	0FE6 _H	Т6
	0F87 _H	0F97 _H	0FA7 _H	0FB7 _H	0FC7 _H	0FD7 _H	0FE7 _H	T7
	0F88 _H	0F98 _H	0FA8 _H	0FB8 _H	0FC8 _H	0FD8 _H	0FE8 _H	T8
	0F89 _H	0F99 _H	0FA9 _H	0FB9 _H	0FC9 _H	0FD9 _H	0FE9 _H	Т9
	0F8A _H	0F9A _H	0FAA _H	0FBA _H	0FCA _H	0FDA _H	0FEA _H	T10
	0F8B _H	0F9B _H	0FAB _H	0FBB _H	0FCB _H	0FDB _H	0FEB _H	T11
	0F8C _H	0F9C _H	0FAC _H	0FBC _H	0FCC _H	0FDC _H	0FEC _H	T12
	0F8D _H	0F9D _H	0FAD _H	0FBD _H	0FCD _H	0FDD _H	0FED _H	T13
	0F8E _H	0F9E _H	0FAE _H	0FBE _H	0FCE _H	0FDE _H	0FEE _H	T14
	0F8F _H	0F9F _H	0FAF _H	0FBF _H	0FCF _H	0FDF _H	0FEF _H	T15
output pin	V0 to V7	V8 to V15	V16 to V23	V24 to V31	V32 to V39	V40 to V47	V48 to V50	

Figure 2-82. VFT Display Data Buffer Memory (DBR)

2.12.4 Display Operation

As the above-mentioned, the segment and the digit are not allocated. After setting of the display timing for the number of digits according to the using VFT and storing the segment and digit data according to the respective timings, clearing BLK in VFTCR1 to 0 starts VFT display.

Figure 2-83. shows the VFT drive pulse and Figure 2-84, 85 show the display operation.




Figure 2-83. VFT Drive Waveform and Display timing

2.12.5 Example of Display operation

(1) For Conventional type VFT

When using the conventional type VFT, the output timing of the digits is specified to output 1 digit for 1 timing. Data must be set to output the pins which are specified to the digit in sequence. The following figure shows a data allocation of the display data buffer (DBR) and the output timing when VFT of 10 digits is used and V0 to V9 pins are allocated as the digit outputs. (When data is first written by the data buffer which corresponds to the digit pin, it is unnecessary to rewrite the data later.)




Figure 2-84. Example of Conventional type VFT driver pulse

(2) For Grid scan type VFT

When using the grid scan type VFT, two or more grids must be simultaneously selected to turn the display pattern which contains two or more grids on. Additionally, the timing and the data must be determined to set the grid scan mode as follows.

- When the display pattern which is fully set in the respective grids is turned on, only the grids which correspond as ever must be scanned in sequence to turn on the display pattern. (timing of T8 to T3 in the following figure)
- When the display pattern which contains two or more grids is turned on, two or more corresponding grids are simultaneously selected to turn on the display pattern. (timing of T2 to T0 in the following figure)




Figure 2-85. Grid Scan Type Display Vacuum Fluorescent Tube Ware

2.12.6 Port Function

(1) High-breakdown voltage buffer

To drive fluorescent display tube, clears the port output latch to "0". The port output latch is initialized to 0 at reset.

It is recommended that ports P6, P7, P8 and P9 should be used as VFT driver output. Precaution for using as general-purpose I/O pins are follows.

Note: When not using a pin which is pulled down to pin V_{KK} (RK = typ. 80 k Ω), it must be set to open. It is necessary to clear the port output latch and the data buffer memory (DBR) to "0".

① Ports P6 to P9

When a part of P6 to P9 is used as the input/output pin (VFT driver in operation), the data buffer memory (DBR) of the segment which is also used as the input/output pin must be cleared to "0".

Port PD to PF

VFT output and usual input/output are controlled by VSEL of VFT control register in bits. When a pin which is pulled down to pin V_{KK} is used as usual output or input, the following cautions are required.

(a) When outputting

When level "L" is output, a port which is pulled down to pin V_{KK} is pin V_{KK} voltage. Such processes as clamping with the diode as shown in figure 2-86. (a) are necessary to prevent pin V_{KK} voltage applying to the external circuit.

(b) When inputting

When the external data is input, the port output latch is cleared to "0".

The input threshold is the same as that of the other usual input/output port. However it is necessary to drive RK (typ. 80 k Ω) sufficiently because of pulled down to pin VKK.




Figure 2-86. External Circuit Interface

INPUT/OUTPUT CIRCUITRY

(1) Control pins

The input/output circuitries of the 87CH75/M75 control pins are shown below.

Please specify either the single-clock mode (oscillation only XIN/XOUT) or the dual-clock mode (oscillation both XIN/XOUT and XTIN/XTOUT) by a code (NM1 or NM2) as an option for an operating mode during reset.

CONTROL PIN	I/O	INPUT/OUTPUT CIRCUITRY and code	REMARKS
XIN XOUT	Input Output	Osc. enable fc VDD O Rf XIN XOUT	Resonator connecting pins (high-frequency) $R_f = 1.2 \ M\Omega \qquad \text{(typ.)} \\ R_O = 1.5 \ k\Omega \qquad \text{(typ.)}$
		NM1 NM2	
XTIN XTOUT	Input Output	Refer to port P2 Osc. enable VDD o	Resonator connecting pins (low-frequency) $R_f = 6 \ M\Omega \qquad \text{(typ.)} \\ R_O = 220 \ \text{k}\Omega \qquad \text{(typ.)}$
RESET	1/0	Address-trap-reset Watchdog-timer-reset System-clock-reset	Sink open drain output Hysteresis input Pull-up resistor $R_{IN} = 220 \text{ k}\Omega$ (typ.) $R = 1 \text{ k}\Omega$ (typ.)
STOP/INT5	Input	P20 STOP/INT5	Hysteresis input $R = 1 \text{ k}\Omega \qquad \text{(typ.)}$
TEST	Input	R _{IN}	Pull-down resistor $R_{IN} = 70 \text{ k}\Omega \qquad \text{(typ.)}$ $R = 1 \text{ k}\Omega \qquad \text{(typ.)}$

Note1: The TEST pin of the 87PM75 does not have a pull-down resistor.

Note2 : The 87PM75 is placed in the single-clock mode during reset, and the input/output circuitries are the code NMI type.

(2) - ① Input/Output Ports

The input/output circuitries of the 87CH75/M75 input / output ports are shown below, any one of the circuitries can be chosen by a code (A or D) as a mask option.

PORT	1/0	INPUT / OUTPUT CIRCUITRY (CODE A)	REMARKS
P0 P1	1/0	disable disable	Tri-state I/O Hysteresis input High current output (P0, P10 to P14) $R=1\ k\Omega\ (typ.)$
P2	1/0	initial "Hi-Z"	Sink open drain output High current output $R=1\ k\Omega$
Р3	1/0	initial "Hi-Z" disable	Sink open drain output $ \label{eq:Hysteresis} $ Hysteresis input $ R = 1 \ k\Omega \ (typ.) $
P4 P5	1/0	initial "Hi-Z" disable	Tri-state I/O $R=1\ k\Omega\ (typ.)$
P6 P7 P8	1/0	initial "Hi-Z"	Source open drain output High-breakdown voltage $R_K=80~k\Omega~(typ.)$ $R=1~k\Omega~(typ.)$ $R1=200~k\Omega~(typ.)$
P9		R1	

Note: The input/output circuitries of the 87PM75 I/O ports are the code A type.

(2) - ② Input/Output Ports

PORT	1/0	INPUT/OUTPUT CIR	REMARKS	
PD PE PF	1/0	A initial "Hi-Z" OVDD O	initial "Hi-Z" OVDD OVKK	Source open drain output High-breakdown voltage $R_{K}=80~k\Omega~(typ.)$ $R=1~k\Omega~(typ.)$ $R1=200~k\Omega~(typ.)$

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0V)$

PARAMETER	SYMBOL	PINS	RATINGS	UNIT
Supply Voltage	V_{DD}		- 0.3 to 6.5	V
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	V
Output Valtage	V _{OUT1}	P2, P3, P4, P5, XOUT, RESET	- 0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT3}	Source open drain ports	$V_{DD} - 40 \text{ to } V_{DD} + 0.3$	v
	I _{OUT1}	P15 to P17, P3, P4, P5	3.2	
0.15.15	I _{OUT2}	P0, P10 to P14, P2	30	
Output Current (Per 1 pin)	I _{OUT3}	P8, P9, PD, PE, PF	- 12	mA
	I _{OUT4}	P6, P7	- 25	
	Σ I _{OUT1}	P15 to P17, P3, P4, P5	60	
Output Current (Total)	Σ I _{OUT2}	P0, P10 to P14, P2	160	mA
	Σ I _{OUT3}	P6, P7, P8, P9, PD, PE, PF	- 200	
Power Dissipation [Topr = 25 °C]	PD	Note	1200	mW
Soldering Temperature (time)	Tsld		260 (10 s)	°C
Storage Temperature	Tstg		– 55 to 125	°C
Operating Temperature	Topr		- 30 to 70	°C

Note: Power Dissipation (PD); For PD, it is necessary to decrease 14.3 mw/°C.

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V, Topr = -30 to 70^{\circ}C)$

PARAMETER	SYMBOL	PINS	С	ONDITIONS	Min.	Max.	UNIT	
			fc = 8 MHz	NORMAL 1, 2 modes	4.5			
			1	IDLE1, 2 modes	4.5			
Supply Voltage	V_{DD}		fs =	SLOW mode	2.7	5.5	V	
			32.768 kHz SLEEP mode	2.7				
				STOP mode	2.0	V _{DD}		
Output Voltage	V _{OUT3}	Source open drain ports			V _{DD} – 38	V_{DD}	>	
	V _{IH1}	Except hysteresis input	\/ > 4 E \/		$V_{DD} \times 0.70$			
Input High Voltage	V _{IH2}	Hysteresis input		V _{DD} ≧ 4.5 V	V _{DD} × 0.75	V_{DD}	V	
	V _{IH3}			V _{DD} < 4.5 V	$V_{DD} \times 0.90$	75 V _{DD}		
	V _{IL1}	Except hysteresis input		V _{DD} ≧ 4.5 V		$V_{DD} \times 0.30$		
Input Low Voltage	V_{IL2}	Hysteresis input		V _{DD} = 4.3 V	0	$V_{DD} \times 0.25$	V	
	V _{IL3}			V _{DD} < 4.5V		V _{DD} × 0.10		
Clask Fraguency	fc	XIN, XOUT	$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$ $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$		0.4	8.0	MHz	
Clock Frequency	10	AIN, AUUT			0.4	4.2	IVIHZ	
	fs	XTIN, XTOUT			30.0	34.0	kHz	

Note: Clock frequency fc: Supply voltage range is specified in NORMAL 1/2 mode and IDLE 1/2 mode.

How to calculate power consumption.

With the TMP87CH75/CM75F, a pull-down resistor (Rk = 80 k Ω typ.) can be built into a VFT driver using mask option. The share of VFT driver loss (VFT driver output loss + pull-down resistor (Rk) loss) in power consumption Pmax is high. When using a fluorescent display tube with a large number of segments, the maximum power consumption Pd must not be exceeded.

power consumption Pmax = operating power consumption + normal output port loss + VFT driver loss

Where,

operating power consumption : $VDD \times IDD$ LED output loss : $I_{OL3} \times V_{OL}$

VFT driver loss : VFT driver output loss + pull-down resistor (Rk) loss

Example:

When Ta = 10 to 50 °C (When using a fluorescent display tube with a conventional type) and a fluorescent display tube with segment output = 3 mA, digit output = 15 mA, Vxx = -25 V is used. Operating conditions: VDD = $5 \text{ V} \pm 10 \text{ %}$, fc = 8 MHz, VFT dimmer time (DIM) = (14/16) x tseg:

Power consumption Pmax = (1) + (2) + (3)

Where,

(1) Operating power consumption : $V_{DD} \times I_{DD} = 5.5 \text{ V} \times 16 \text{ mA} = 88 \text{ mW}$

(2) LED output : $10 \text{ mA} \times 1.0 \text{ V} \times 4 = 40 \text{ mW}$ (when using four LED)

(3) VFT driver loss : segment pin = 3 mA x 2 V x number of segments X = 6 mW x X

digit pin = 15 mA x 2 V x 14/16 (DIM) = 26.25 mW

Rk loss = $(5.5 + 25 \text{ V})^2 / 50 \text{ k}\Omega \text{ x} \text{ (number of segments X + 1)} =$

18.605 mW x (X + 1)

Therefore, $Pmax = 88 \text{ mW} + 48 \text{ mW} + 6 \text{ mW} \times X + 18.605 \text{ mWx} (X + 1) = 152.605 \text{ mW} + 24.605X...$

Maximum power consumption Pd when Ta = 50 °C is determined by the following equation:

PD = 1200 mW - (14.3 x 25) = 842.5 mW

The number of segments X which can be lit is:

PD > Pmax

 $842.5 \,\text{mW} > 152.605 + 24.605 \,\text{X}$

28 > X

Thus, a fluorescent display tube with less than 28 segments can be used. If a fluorescent display tube with 28 segments or more is used, either a pull-down resistor must be attached externally, or the number of segments to be lit must be kept to less than 28 by software.

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70 \text{ °C})$ D.C. CHARACTERISTICS

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Тур.	Max.	UNIT	
Hysteresis Voltage	V_{HS}	Hysteresis input		_	0.9	-	V	
	I _{IN1}	TEST						
Input Current	I _{IN2}	Open drain ports, Tri-state ports	V _{DD} = 5.5 V	_	_	± 2	Αير	
input current	I _{IN3}	RESET, STOP	V _{IN} = 5.5 V/0 V				μΑ	
	I _{IN4}	PD ports (Note3)		- 0.9 -	80			
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ	
Pull-down Resistance	R_{K}	Source open drain ports	$V_{DD} = 5.5 \text{ V}, V_{KK} = -30 \text{ V}$	50	80	110	K77	
	I _{LO1}	Sink open drain ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}$	_	_	2		
Output Leakage Current	I _{LO2}	Source open drain ports and tri- state ports	$V_{DD} = 5.5 \text{ V}, \ V_{OUT} = -32 \text{ V}$	_	_	- 2	μΑ	
	I _{LO3}	Tri-state ports	$V_{DD} = 5.5 \text{ V}, \ V_{OUT} = 5.5 \text{V}/0 \text{V}$	_	- ± - 8 220 45 80 12 ±	± 2		
Output High Voltage	V _{OH2}	Tri-state ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	_			
Output High Voltage	V _{OH3}	P8, P9, PD	$V_{DD} = 4.5 \text{ V}, I_{OH} = -8 \text{ mA}$	mA 2.4		_	v	
Output Low Voltage	V_{OL}	Except XOUT, P0, P10 to P14, P2	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	_	-	0.4	V	
Output Low Current	I _{OL3}	P0, P10 to P14, P2	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	_	20	_	mA	
Output High Current	I _{OH}	P6, P7	$V_{DD} = 4.5 \text{ V}, V_{OH} = 2.4 \text{ V}$	_	- 20	-	mA	
Supply Current in			V _{DD} = 5.5 V		10	14		
NORMAL 1, 2 modes			fc = 8 MHz		10	14	mA	
Supply Current in			fs = 32.768 kHz		_		""A	
IDLE 1, 2 modes			V _{IN} = 5.3 V/0.2 V		0	,		
Supply Current in] 				30	60		
SLOW mode	IDD		$V_{DD} = 3.0 \text{ V}$ $f_{S} = 32.768 \text{ kHz}$	_	30	60		
Supply Current in			1		15	30	μΑ	
SLEEP mode			V _{IN} = 2.8 V/0.2 V		15	30		
Supply Current in			V _{DD} = 5.5 V		0.5	10		
STOP mode			V _{IN} = 5.3 V/0.2 V		0.5	10	μA	

Note 1: Typical values show those at Topr = 25 °C , V_{DD} = 5V.

Note 2: Input Current $I_{IN1,IIN3}$; The current through resistor is not included, when the input resistor (pull-up/pull-down) is

contained.

Input Current I_{IN4} ; The current when the pull-down register (Rk) is not connected by the mask option. Note 3:

A/D CONVERSION CHARACTERISTICS

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, Topr = -30 \text{ to } 70 \,^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Analan Bafanana Waltana	VAREF	V >25V	V _{DD} 1.5	_	V_{DD}	
Analog Reference Voltage	V _{ASS}	$V_{AREF} - V_{ASS} \ge 2.5 \text{ V}$	V _S	\ \		
Analog Input Voltage	V _{AIN}		V _{ASS}	_	V _{AREF}	V
Analog Supply Current	I _{REF}	$V_{AREF} = 5.5 \text{ V}, V_{ASS} = 0.0 \text{ V}$	_	0.5	1.0	mA
Nonlinearity Error			_	_	± 1	
Zero Point Error		$V_{DD} = 5.0V, V_{SS} = 0.0V$	_	_	± 1]
Full Scale Error		V _{AREF} = 5.000V	_	_	±1	LSB
Total Error		V _{ASS} = 0.000V	_	_	± 2]

Note: Total errors includes all errors, except quantization error.

A.C. CHARACTERISTICS


$$(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 5.5V, Topr = -30 \text{ to } 70 \,^{\circ}\text{C})$$

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
		In NORMAL1, 2 modes	0.5		40	
		In IDLE 1, 2 modes	0.5	_	10	μS
Machine Cycle Time	t _{cy}	In SLOW mode	117.5		133.3	μ 3
		In SLEEP mode	117.6	_		
High Level Clock Pulse Width	t _{WCH}	For external clock operation	50		_	ns
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 8 MHz	30	_		113
High Level Clock Pulse Width	t _{WSH}	For external clock operation	14.7	_		
Low Level Clock Pulse Width	t _{WSL}	(XTIN input), fs = 32.768 kHz	14.7	_	_	μS


RECOMMENDED OSCILLATING CONDITIONS

$$(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 5.5V, Topr = -30 \text{ to } 70 ^{\circ}\text{C})$$

D4 D444575D	o	Oscillation	_		Recommended Constant		
PARAMETER	PARAMETER Oscillator		Recommer	ided Oscillator	C ₁	C ₂	
		8 MHz	KYOCERA	KBR8.0M	-		
	Ceramic Resonator		KYOCERA	KBR4.0MS	30pF	30pF	
High-frequency		4 MHz	MURATA	CSA 4.00MG			
Oscillation		8 MHz	тоуосом	210B 8.0000			
	Crystal Oscillator	4 MHz	тоуосом	204B 4.0000	20pF	20pF	
Low-frequency Oscillation	Crystal Oscillator	32.768 KHz	NDK	MX-38T	15pF	15pF	



(1) High-frequency Oscillation



(2) Low-frequency Oscillation

Note: An electrical shield by metal shield plate on the surface of IC package should be recommendable in order to prevent the device from the high electric fieldstress applied from CRT (Cathode Ray Tube) for continuous reliable operation.