

### **Data Sheet**

# **Quad-Channel Digital Isolators**

# ADuM1400/ADuM1401/ADuM1402

#### **FEATURES**

Qualified for automotive applications Low power operation

5 V operation

1.0 mA per channel maximum at 0 Mbps to 2 Mbps

3.5 mA per channel maximum at 10 Mbps

31 mA per channel maximum at 90 Mbps

3 V operation

0.7 mA per channel maximum at 0 Mbps to 2 Mbps

2.1 mA per channel maximum at 10 Mbps

20 mA per channel maximum at 90 Mbps

**Bidirectional communication** 

3 V/5 V level translation

High temperature operation: 125°C High data rate: dc to 90 Mbps (NRZ) Precise timing characteristics

2 ns maximum pulse width distortion

2 ns maximum channel-to-channel matching

High common-mode transient immunity: >25 kV/ $\mu$ s

**Output enable function** 

16-lead SOIC wide body package RoHS-compliant models available

Safety and regulatory approvals

UL recognition: 2500 V rms for 1 minute per UL 1577

**CSA Component Acceptance Notice 5A** 

**VDE Certificate of Conformity** 

DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

 $V_{IORM} = 560 V peak$ 

TÜV approval: IEC/EN/UL/CSA 61010-1

#### **APPLICATIONS**

General-purpose multichannel isolation SPI interface/data converter isolation RS-232/RS-422/RS-485 transceivers Industrial field bus isolation Automotive systems

#### **GENERAL DESCRIPTION**

The ADuM1400/ADuM1401/ADuM1402¹ are quad-channel digital isolators based on Analog Devices, Inc., *i*Coupler® technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives, such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics.

The need for external drivers and other discrete components is eliminated with these *i*Coupler products. Furthermore, *i*Coupler devices consume one tenth to one sixth of the power of optocouplers at comparable signal data rates.

The ADuM1400/ADuM1401/ADuM1402 isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). All models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM1400/ADuM1401/ADuM1402 provide low pulse width distortion (<2 ns for CRW grade) and tight channel-to-channel matching (<2 ns for CRW grade). Unlike other optocoupler alternatives, the ADuM1400/ADuM1401/ADuM1402 isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and when power is not applied to one of the supplies.




Figure 1. ADuM1400

### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 2. ADuM1401




Figure 3. ADuM1402

 $<sup>^{\</sup>rm 1}$  Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329.

# **Data Sheet**

# ADuM1400/ADuM1401/ADuM1402

# **TABLE OF CONTENTS**

| Features 1   |
|--|
| Applications1  |
| General Description1                                       |
| Functional Block Diagrams1                                 |
| Revision History3  |
| Specifications4  |
| Electrical Characteristics—5 V, 105°C Operation 4          |
| Electrical Characteristics—3 V, 105°C Operation 6          |
| Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V, 105°C |
| Operation8   |
| Electrical Characteristics—5 V, 125°C Operation11          |
| Electrical Characteristics—3 V, 125°C Operation13          |
| Electrical Characteristics—Mixed 5 V/3 V, 125°C Operation  |
|  |
| Electrical Characteristics—Mixed 3 V/5 V, 125°C Operation  |
|  |
| Package Characteristics                                    |
| Regulatory Information                                     |
| Insulation and Safety Related Specifications               |

| DIN V VDE V 0884-10 (VDE V 0884-10) Insulation |    |
|--|----|
| Characteristics                                | 20 |
| Recommended Operating Conditions               | 20 |
| Absolute Maximum Ratings                       | 21 |
| ESD Caution                                    | 21 |
| Pin Configurations and Function Descriptions   | 22 |
| Typical Performance Characteristics            | 25 |
| Applications Information                       | 27 |
| PC Board Layout                                | 27 |
| Propagation Delay-Related Parameters           | 27 |
| DC Correctness and Magnetic Field Immunity     | 27 |
| Power Consumption                              | 28 |
| Insulation Lifetime                            | 29 |
| Outline Dimensions                             | 30 |
| Ordering Guide                                 | 30 |
| Automotive Products                            | 31 |

| REVISION HISTORY                                      |   |
|---|---|
| 12/2016—Rev. K to Rev. L                              | 6/2007—Rev. D to Rev. E                                   |
| Changes to Table 14                                   | Updated VDE Certification Throughout1                     |
| Changes to Table 26                                   | Changes to Features and Note 11                           |
| Changes to Table 39                                   | Changes to Figure 1, Figure 2, and Figure 31              |
| Changes to Table 411                                  | Changes to Regulatory Information Section10               |
| Changes to Table 5                                    | Changes to Table 711                                      |
| Changes to Table 615                                  | Added Table 1012  |
| Changes to Table 717                                  | Added Insulation Lifetime Section20                       |
| Changes to Table 9 and Table 1019                     | Updated Outline Dimensions21                              |
| Changes to Ordering Guide30                           | Changes to Ordering Guide21                               |
| 7/2015—Rev. J to Rev. K                               | 2/2006—Rev. C to Rev. D                                   |
| Changes to Table 9 and Table 1019                     | Updated FormatUniversal                                   |
| •   | Added TÜV ApprovalUniversal                               |
| 4/2015—Rev. I to Rev. J                               |   |
| Changed ADuM140x to ADuM1400/ADuM1401/                | 5/2005—Rev. B to Rev. C                                   |
| ADuM1402Throughout                                    | Changes to Format   |
| Changes to Table 1019                                 | Changes to Figure 21                                      |
| •   | Changes to Table 38                                       |
| 4/2014—Rev. H to Rev. I                               | Changes to Table 612                                      |
| Change to Table 919                                   | Changes to Ordering Guide21                               |
| 3/2012—Rev. G to Rev. H                               | 6/2004—Rev. A to Rev. B                                   |
| Created Hyperlink for Safety and Regulatory Approvals | Changes to Format   |
| Entry in Features Section1                            | Changes to Features1                                      |
| Change to PC Board Layout Section27                   | Changes to Electrical Characteristics—5 V Operation3      |
| Updated Outline Dimensions30                          | Changes to Electrical Characteristics—3 V Operation5      |
| Moved Automotive Products Section31                   | Changes to Electrical Characteristics—Mixed 5 V/3 V or    |
|   | 3 V/5 V Operation   |
| 5/2008—Rev. F to Rev. G                               | Changes to DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation  |
| Added ADuM1400W, ADuM1401W, and ADuM1402W             | Characteristics Title11                                   |
| PartsUniversal  | Changes to the Ordering Guide19                           |
| Added Table 411                                       |   |
| Added Table 5   | 5/2004—Rev. 0 to Rev. A                                   |
| Added Table 615                                       | Updated FormatUniversal                                   |
| Added Table 717                                       | Changes to the Features1                                  |
| Changes to Table 1220                                 | Changes to Table 7 and Table 814                          |
| Changes to Table 1321                                 | Changes to Table 915                                      |
| Added Automotive Products Section29                   | Changes to the DC Correctness and Magnetic Field Immunity |
| Changes to Ordering Guide30                           | Section20   |
|   | Changes to the Power Consumption Section21                |
| 11/2007—Rev. E to Rev. F                              | Changes to the Ordering Guide22                           |
| Changes to Note 11                                    |   |
| Added ADuM140xARW Change vs. Temperature Parameter4   | 9/2003—Revision 0: Initial Version                        |
| Added ADuM140xARW Change vs. Temperature Parameter5   |   |
| Added ADuM140xARW Change vs. Temperature Parameter8   |   |
| Changes to Figure 17                                  |   |
|   |   |

### **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS—5 V, 105°C OPERATION¹**

 $4.5~V \le V_{DD1} \le 5.5~V$ ,  $4.5~V \le V_{DD2} \le 5.5~V$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 5~V$ . These specifications do not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Table 1.

| Parameter   | Symbol   | Min                                   | Тур   | Max  | Unit | Test Conditions   |
|---|--|---------------------------------------|-------|------|------|---|
| DC SPECIFICATIONS   |  |                                       |       |      |      |   |
| Input Supply Current per Channel, Quiescent               | I <sub>DDI (Q)</sub>   |                                       | 0.50  | 0.53 | mA   |   |
| Output Supply Current per Channel, Quiescent              | I <sub>DDO (Q)</sub>   |                                       | 0.19  | 0.21 | mA   |   |
| ADuM1400 Total Supply Current, Four Channels <sup>2</sup> |  |                                       |       |      |      |   |
| DC to 2 Mbps  |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (Q)</sub>   |                                       | 2.2   | 2.8  | mA   | DC to 1 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (Q)</sub>   |                                       | 0.9   | 1.4  | mA   | DC to 1 MHz logic signal freq.  |
| 10 Mbps (BRW and CRW Grades Only)                         |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (10)</sub>  |                                       | 8.6   | 10.6 | mA   | 5 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (10)</sub>  |                                       | 2.6   | 3.5  | mA   | 5 MHz logic signal freq.  |
| 90 Mbps (CRW Grade Only)                                  |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (90)</sub>  |                                       | 70    | 100  | mA   | 45 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (90)</sub>  |                                       | 18    | 25   | mA   | 45 MHz logic signal freq.   |
| ADuM1401 Total Supply Current, Four Channels <sup>2</sup> |  |                                       |       |      |      |   |
| DC to 2 Mbps  |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (Q)</sub>   |                                       | 1.8   | 2.4  | mA   | DC to 1 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (Q)</sub>   |                                       | 1.2   | 1.8  | mA   | DC to 1 MHz logic signal freq.  |
| 10 Mbps (BRW and CRW Grades Only)                         |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (10)</sub>  |                                       | 7.1   | 9.0  | mA   | 5 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (10)</sub>  |                                       | 4.1   | 5.0  | mA   | 5 MHz logic signal freq.  |
| 90 Mbps (CRW Grade Only)                                  |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (90)</sub>  |                                       | 57    | 82   | mA   | 45 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (90)</sub>  |                                       | 31    | 43   | mA   | 45 MHz logic signal freq.   |
| ADuM1402 Total Supply Current, Four Channels <sup>2</sup> |  |                                       |       |      |      |   |
| DC to 2 Mbps  |  |                                       |       |      |      |   |
| V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current       | I <sub>DD1 (Q)</sub> , I <sub>DD2 (Q)</sub>  |                                       | 1.5   | 2.1  | mA   | DC to 1 MHz logic signal freq.  |
| 10 Mbps (BRW and CRW Grades Only)                         |  |                                       |       |      |      |   |
| V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current       | I <sub>DD1 (10)</sub> , I <sub>DD2 (10)</sub>  |                                       | 5.6   | 7.0  | mA   | 5 MHz logic signal freq.  |
| 90 Mbps (CRW Grade Only)                                  |  |                                       |       |      |      |   |
| V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current       | I <sub>DD1 (90)</sub> , I <sub>DD2 (90)</sub>  |                                       | 44    | 62   | mA   | 45 MHz logic signal freq.   |
| For All Models  |  |                                       |       |      |      |   |
| Input Currents  | I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> ,<br>I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub> | -10                                   | +0.01 | +10  | μΑ   | $ \begin{array}{l} 0 \; V \leq V_{IA},  V_{IB},  V_{IC},  V_{ID} \leq V_{DD1} \; or \; V_{DD2}, \\ 0 \; V \leq V_{E1},  V_{E2} \leq V_{DD1} \; or \; V_{DD2} \\ \end{array} $ |
| Logic High Input Threshold                                | V <sub>IH</sub> , V <sub>EH</sub>  | 2.0                                   |       |      | V    |   |
| Logic Low Input Threshold                                 | VIL, VEL   |                                       |       | 0.8  | V    |   |
| Logic High Output Voltages                                | V <sub>OAH</sub> , V <sub>OBH</sub> ,  | $(V_{DD1} \text{ or } V_{DD2}) - 0.1$ | 5.0   |      | V    | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$  |
|   | $V_{\text{OCH}}$ , $V_{\text{ODH}}$  | $(V_{DD1} \text{ or } V_{DD2}) - 0.4$ | 4.8   |      | V    | $I_{Ox} = -3.2 \text{ mA}, V_{Ix} = V_{IxH}$  |
| Logic Low Output Voltages                                 | V <sub>OAL</sub> , V <sub>OBL</sub> ,  |                                       | 0.0   | 0.1  | V    | $I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$   |
|   | $V_{\text{OCL}}$ , $V_{\text{ODL}}$  |                                       | 0.04  | 0.1  | V    | $I_{Ox} = 400 \mu A$ , $V_{Ix} = V_{IxL}$   |
|   |  |                                       | 0.2   | 0.4  | V    | $I_{Ox} = 3.2 \text{ mA}, V_{Ix} = V_{IxL}$   |
| SWITCHING SPECIFICATIONS                                  |  |                                       |       |      |      |   |
| ADuM1400ARW/ADuM1401ARW/ADuM1402ARW                       |  |                                       |       |      |      |   |
| Minimum Pulse Width <sup>3</sup>                          | PW   |                                       |       | 1000 | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Maximum Data Rate⁴  |  | 1                                     |       |      | Mbps | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Propagation Delay⁵  | t <sub>PHL</sub> , t <sub>PLH</sub>  | 50                                    | 65    | 100  | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$   |

| Parameter  | Symbol                                 | Min | Тур  | Max  | Unit    | Test Conditions   |
|--|--|-----|------|------|---------|---|
| Pulse Width Distortion,   t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup> | PWD                                    |     | -    | 40   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Change vs. Temperature   |  |     | 11   |      | ps/°C   | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay Skew <sup>6</sup>  | t <sub>PSK</sub>                       |     |      | 50   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Channel-to-Channel Matching <sup>7</sup>                                     | t <sub>PSKCD</sub> /t <sub>PSKOD</sub> |     |      | 50   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| ADuM1400BRW/ADuM1401BRW/ADuM1402BRW  |  |     |      |      |         | -   |
| Minimum Pulse Width <sup>3</sup>   | PW                                     |     |      | 100  | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Maximum Data Rate⁴   |  | 10  |      |      | Mbps    | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay⁵   | t <sub>PHL</sub> , t <sub>PLH</sub>    | 20  | 32   | 50   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>  5              | PWD                                    |     |      | 3    | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Change vs. Temperature   |  |     | 5    |      | ps/°C   | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Propagation Delay Skew <sup>6</sup>  | t <sub>PSK</sub>                       |     |      | 15   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>             | t <sub>PSKCD</sub>                     |     |      | 3    | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Channel-to-Channel Matching, Opposing-<br>Directional Channels <sup>7</sup>  | t <sub>PSKOD</sub>                     |     |      | 6    | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| ADuM1400CRW/ADuM1401CRW/ADuM1402CRW  |  |     |      |      |         |   |
| Minimum Pulse Width <sup>3</sup>   | PW                                     |     | 8.3  | 11.1 | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Maximum Data Rate⁴   |  | 90  | 120  |      | Mbps    | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay⁵   | t <sub>PHL</sub> , t <sub>PLH</sub>    | 18  | 27   | 32   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup>  | PWD                                    |     | 0.5  | 2    | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Change vs. Temperature   |  |     | 3    |      | ps/°C   | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay Skew <sup>6</sup>  | t <sub>PSK</sub>                       |     |      | 10   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Channel-to-Channel Matching, Codirectional<br>Channels <sup>7</sup>          | <b>t</b> <sub>PSKCD</sub>              |     |      | 2    | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Channel-to-Channel Matching, Opposing-<br>Directional Channels <sup>7</sup>  | t <sub>PSKOD</sub>                     |     |      | 5    | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| For All Models   |  |     |      |      |         |   |
| Output Disable Propagation Delay (High/Low to High Impedance)                | t <sub>PHZ</sub> , t <sub>PLH</sub>    |     | 6    | 8    | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Output Enable Propagation Delay (High<br>Impedance to High/Low)              | t <sub>PZH</sub> , t <sub>PZL</sub>    |     | 6    | 8    | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Output Rise/Fall Time (10% to 90%)   | t <sub>R</sub> /t <sub>F</sub>         |     | 2.5  |      | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Common-Mode Transient Immunity at Logic<br>High Output <sup>8</sup>          | CM <sub>H</sub>                        | 25  | 35   |      | kV/μs   | $V_{lx} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic<br>Low Output <sup>8</sup>           | CM <sub>L</sub>                        | 25  | 35   |      | kV/μs   | $V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$<br>transient magnitude = 800 V           |
| Refresh Rate   | fr                                     |     | 1.2  |      | Mbps    | _   |
| Input Dynamic Supply Current per Channel <sup>9</sup>                        | I <sub>DDI (D)</sub>                   |     | 0.19 |      | mA/Mbps |   |
| Output Dynamic Supply Current per Channel <sup>9</sup>                       | I <sub>DDO (D)</sub>                   |     | 0.05 |      | mA/Mbps |   |

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

<sup>&</sup>lt;sup>2</sup>The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

<sup>&</sup>lt;sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>&</sup>lt;sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 $<sup>^5</sup>$  t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the V<sub>Ox</sub> signal.

<sup>&</sup>lt;sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>&</sup>lt;sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $<sup>^8</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8 \, V_{DD2}$ . CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8 \, V$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>&</sup>lt;sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

### **ELECTRICAL CHARACTERISTICS—3 V, 105°C OPERATION<sup>1</sup>**

 $2.7~V \le V_{DD1} \le 3.6~V$ ,  $2.7~V \le V_{DD2} \le 3.6~V$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 3.0~V$ . These specifications do not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Table 2.

| Parameter   | Symbol  | Min                                   | Тур   | Max  | Unit  | Test Conditions  |
|---|---|---------------------------------------|-------|------|-------|--|
| DC SPECIFICATIONS   |   |                                       |       |      |       |  |
| Input Supply Current per Channel, Quiescent                                 | I <sub>DDI (Q)</sub>                                  |                                       | 0.26  | 0.31 | mA    |  |
| Output Supply Current per Channel, Quiescent                                | I <sub>DDO (Q)</sub>                                  |                                       | 0.11  | 0.14 | mA    |  |
| ADuM1400 Total Supply Current, Four Channels <sup>2</sup>                   |   |                                       |       |      |       |  |
| DC to 2 Mbps  |   |                                       |       |      |       |  |
| V <sub>DD1</sub> Supply Current   | I <sub>DD1 (Q)</sub>                                  |                                       | 1.2   | 1.9  | mA    | DC to 1 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current   | I <sub>DD2 (Q)</sub>                                  |                                       | 0.5   | 0.9  | mA    | DC to 1 MHz logic signal freq.   |
| 10 Mbps (BRW and CRW Grades Only)   |   |                                       |       |      |       |  |
| V <sub>DD1</sub> Supply Current   | I <sub>DD1 (10)</sub>                                 |                                       | 4.5   | 6.5  | mA    | 5 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current   | I <sub>DD2 (10)</sub>                                 |                                       | 1.4   | 2.0  | mA    | 5 MHz logic signal freq.   |
| 90 Mbps (CRW Grade Only)  |   |                                       |       |      |       |  |
| V <sub>DD1</sub> Supply Current   | I <sub>DD1 (90)</sub>                                 |                                       | 37    | 65   | mA    | 45 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current   | I <sub>DD2 (90)</sub>                                 |                                       | 11    | 15   | mA    | 45 MHz logic signal freq.  |
| ADuM1401 Total Supply Current, Four Channels <sup>2</sup>                   |   |                                       |       |      |       |  |
| DC to 2 Mbps  |   |                                       |       |      |       |  |
| V <sub>DD1</sub> Supply Current   | I <sub>DD1 (Q)</sub>                                  |                                       | 1.0   | 1.6  | mA    | DC to 1 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current   | I <sub>DD2 (Q)</sub>                                  |                                       | 0.7   | 1.2  | mA    | DC to 1 MHz logic signal freq.   |
| 10 Mbps (BRW and CRW Grades Only)   |   |                                       |       |      |       |  |
| V <sub>DD1</sub> Supply Current   | I <sub>DD1 (10)</sub>                                 |                                       | 3.7   | 5.4  | mA    | 5 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current   | I <sub>DD2 (10)</sub>                                 |                                       | 2.2   | 3.0  | mA    | 5 MHz logic signal freq.   |
| 90 Mbps (CRW Grade Only)  |   |                                       |       |      |       |  |
| V <sub>DD1</sub> Supply Current   | I <sub>DD1 (90)</sub>                                 |                                       | 30    | 52   | mA    | 45 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current   | I <sub>DD2 (90)</sub>                                 |                                       | 18    | 27   | mA    | 45 MHz logic signal freq.  |
| ADuM1402 Total Supply Current, Four Channels <sup>2</sup>                   |   |                                       |       |      |       |  |
| DC to 2 Mbps  |   |                                       |       |      |       |  |
| V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current                         | I <sub>DD1 (Q)</sub> , I <sub>DD2 (Q)</sub>           |                                       | 0.9   | 1.5  | mA    | DC to 1 MHz logic signal freq.   |
| 10 Mbps (BRW and CRW Grades Only)   |   |                                       |       |      |       |  |
| V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current                         | I <sub>DD1 (10)</sub> , I <sub>DD2 (10)</sub>         |                                       | 3.0   | 4.2  | mA    | 5 MHz logic signal freq.   |
| 90 Mbps (CRW Grade Only)  |   |                                       |       |      |       |  |
| V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current                         | I <sub>DD1 (90)</sub> , I <sub>DD2 (90)</sub>         |                                       | 24    | 39   | mA    | 45 MHz logic signal freq.  |
| For All Models  |   |                                       |       |      |       |  |
| Input Currents  | I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> , | -10                                   | +0.01 | +10  | μΑ    | $0 \text{ V} \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \text{ or } V_{DD2}$ |
|   | I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub>   |                                       |       |      |       | $0~V \leq V_{\text{E1}}, V_{\text{E2}} \leq V_{\text{DD1}}~or~V_{\text{DD2}}$      |
| Logic High Input Threshold  | V <sub>IH</sub> , V <sub>EH</sub>                     | 1.6                                   |       |      | V     |  |
| Logic Low Input Threshold   | $V_{IL}$ , $V_{EL}$                                   |                                       |       | 0.4  | V     |  |
| Logic High Output Voltages  | $V_{OAH}$ , $V_{OBH}$ ,                               | $(V_{DD1} \text{ or } V_{DD2}) - 0.1$ | 3.0   |      | V     | $I_{Ox} = -20 \mu A$ , $V_{Ix} = V_{IxH}$  |
|   | $V_{OCH}$ , $V_{ODH}$                                 | $(V_{DD1} \text{ or } V_{DD2}) - 0.4$ | 2.8   |      | V     | $I_{Ox} = -3.2 \text{ mA}, V_{Ix} = V_{IxH}$                                       |
| Logic Low Output Voltages   | V <sub>OAL</sub> , V <sub>OBL</sub> ,                 |                                       | 0.0   | 0.1  | V     | $I_{Ox} = 20 \mu A$ , $V_{Ix} = V_{IxL}$   |
|   | $V_{OCL}$ , $V_{ODL}$                                 |                                       | 0.04  | 0.1  | V     | $I_{Ox} = 400 \ \mu A, V_{Ix} = V_{IxL}$   |
|   |   |                                       | 0.2   | 0.4  | V     | $I_{Ox} = 3.2 \text{ mA}, V_{Ix} = V_{IxL}$  |
| WITCHING SPECIFICATIONS   |   |                                       |       |      |       |  |
| ADuM1400ARW/ADuM1401ARW/ADuM1402ARW   |   |                                       |       |      |       |  |
| Minimum Pulse Width <sup>3</sup>  | PW  |                                       |       | 1000 | ns    | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Maximum Data Rate⁴  |   | 1                                     |       |      | Mbps  | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay⁵  | t <sub>PHL</sub> , t <sub>PLH</sub>                   | 50                                    | 75    | 100  | ns    | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup> | PWD   |                                       |       | 40   | ns    | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Change vs. Temperature  |   |                                       | 11    |      | ps/°C | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay Skew <sup>6</sup>   | t <sub>PSK</sub>                                      |                                       |       | 50   | ns    | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Channel-to-Channel Matching <sup>7</sup>                                    | t <sub>PSKCD</sub> /t <sub>PSKOD</sub>                |                                       |       | 50   | ns    | $C_L = 15 \text{ pF, CMOS signal levels}$  |

| Parameter   | Symbol                              | Min | Тур  | Max  | Unit        | Test Conditions   |
|---|-------------------------------------|-----|------|------|-------------|---|
| ADuM1400BRW/ADuM1401BRW/ADuM1402BRW   |                                     |     | • •  |      |             |   |
| Minimum Pulse Width <sup>3</sup>  | PW                                  |     |      | 100  | ns          | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Maximum Data Rate <sup>4</sup>  |                                     | 10  |      |      | Mbps        | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay⁵  | t <sub>PHL</sub> , t <sub>PLH</sub> | 20  | 38   | 50   | ns          | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup> | PWD                                 |     |      | 3    | ns          | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Change vs. Temperature  |                                     |     | 5    |      | ps/°C       | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay Skew <sup>6</sup>   | t <sub>PSK</sub>                    |     |      | 22   | ns          | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Channel-to-Channel Matching, Codirectional<br>Channels <sup>7</sup>         | <b>t</b> <sub>PSKCD</sub>           |     |      | 3    | ns          | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Channel-to-Channel Matching, Opposing-<br>Directional Channels <sup>7</sup> | t <sub>PSKOD</sub>                  |     |      | 6    | ns          | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| ADuM1400CRW/ADuM1401CRW/ADuM1402CRW   |                                     |     |      |      |             |   |
| Minimum Pulse Width <sup>3</sup>  | PW                                  |     | 8.3  | 11.1 | ns          | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Maximum Data Rate <sup>4</sup>  |                                     | 90  | 120  |      | Mbps        | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay⁵  | t <sub>PHL</sub> , t <sub>PLH</sub> | 20  | 34   | 45   | ns          | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Pulse Width Distortion,  tplh - tphl 5                                      | PWD                                 |     | 0.5  | 2    | ns          | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Change vs. Temperature  |                                     |     | 3    |      | ps/°C       | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay Skew <sup>6</sup>   | t <sub>PSK</sub>                    |     |      | 16   | ns          | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Channel-to-Channel Matching, Codirectional<br>Channels <sup>7</sup>         | <b>t</b> <sub>PSKCD</sub>           |     |      | 2    | ns          | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Channel-to-Channel Matching, Opposing-<br>Directional Channels <sup>7</sup> | t <sub>PSKOD</sub>                  |     |      | 5    | ns          | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| For All Models  |                                     |     |      |      |             |   |
| Output Disable Propagation Delay (High/Low to High Impedance)               | t <sub>PHZ</sub> , t <sub>PLH</sub> |     | 6    | 8    | ns          | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Output Enable Propagation Delay (High<br>Impedance to High/Low)             | t <sub>PZH</sub> , t <sub>PZL</sub> |     | 6    | 8    | ns          | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Output Rise/Fall Time (10% to 90%)  | t <sub>R</sub> /t <sub>F</sub>      |     | 3    |      | ns          | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Common-Mode Transient Immunity at Logic<br>High Output <sup>8</sup>         | CM <sub>H</sub>                     | 25  | 35   |      | kV/μs       | $V_{lx} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic<br>Low Output <sup>8</sup>          | CM <sub>L</sub>                     | 25  | 35   |      | kV/μs       | $V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$<br>transient magnitude = 800 V           |
| Refresh Rate  | fr                                  |     | 1.1  |      | Mbps        |   |
| Input Dynamic Supply Current per Channel <sup>9</sup>                       | I <sub>DDI (D)</sub>                |     | 0.10 |      | mA/<br>Mbps |   |
| Output Dynamic Supply Current per Channel <sup>9</sup>                      | I <sub>DDO (D)</sub>                |     | 0.03 |      | mA/<br>Mbps |   |

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

<sup>&</sup>lt;sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400/ADuM1401 channel configurations.

<sup>&</sup>lt;sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>&</sup>lt;sup>4</sup>The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 $<sup>^5</sup>$  t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the V<sub>Ix</sub> signal.

<sup>&</sup>lt;sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>&</sup>lt;sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $<sup>^8</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8$  V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>&</sup>lt;sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

### ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V, 105°C OPERATION<sup>1</sup>

5 V/3 V operation:  $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $2.7 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ ; 3 V/5 V operation:  $2.7 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ,  $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}$ ;  $V_{DD1} = 3.0 \text{ V}$ ,  $V_{DD2} = 5 \text{ V}$  or  $V_{DD1} = 5 \text{ V}$ ,  $V_{DD2} = 3.0 \text{ V}$ . These specifications do not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Table 3.

| Parameter   | Symbol                | Min | Тур  | Max  | Unit | Test Conditions                |
|---|-----------------------|-----|------|------|------|--------------------------------|
| DC SPECIFICATIONS   |                       |     |      |      |      |                                |
| Input Supply Current per Channel, Quiescent               | I <sub>DDI (Q)</sub>  |     |      |      |      |                                |
| 5 V/3 V Operation   |                       |     | 0.50 | 0.53 | mA   |                                |
| 3 V/5 V Operation   |                       |     | 0.26 | 0.31 | mA   |                                |
| Output Supply Current per Channel, Quiescent              | I <sub>DDO (Q)</sub>  |     |      |      |      |                                |
| 5 V/3 V Operation   |                       |     | 0.11 | 0.14 | mA   |                                |
| 3 V/5 V Operation   |                       |     | 0.19 | 0.21 | mA   |                                |
| ADuM1400 Total Supply Current, Four Channels <sup>2</sup> |                       |     |      |      |      |                                |
| DC to 2 Mbps  |                       |     |      |      |      |                                |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (Q)</sub>  |     |      |      |      |                                |
| 5 V/3 V Operation   |                       |     | 2.2  | 2.8  | mA   | DC to 1 MHz logic signal freq. |
| 3 V/5 V Operation   |                       |     | 1.2  | 1.9  | mA   | DC to 1 MHz logic signal freq. |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (Q)</sub>  |     |      |      |      |                                |
| 5 V/3 V Operation   |                       |     | 0.5  | 0.9  | mA   | DC to 1 MHz logic signal freq. |
| 3 V/5 V Operation   |                       |     | 0.9  | 1.4  | mA   | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only)                         |                       |     |      |      |      |                                |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (10)</sub> |     |      |      |      |                                |
| 5 V/3 V Operation   |                       |     | 8.6  | 10.6 | mA   | 5 MHz logic signal freq.       |
| 3 V/5 V Operation   |                       |     | 4.5  | 6.5  | mA   | 5 MHz logic signal freq.       |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (10)</sub> |     |      |      |      |                                |
| 5 V/3 V Operation   |                       |     | 1.4  | 2.0  | mA   | 5 MHz logic signal freq.       |
| 3 V/5 V Operation   |                       |     | 2.6  | 3.5  | mA   | 5 MHz logic signal freq.       |
| 90 Mbps (CRW Grade Only)                                  |                       |     |      |      |      |                                |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (90)</sub> |     |      |      |      |                                |
| 5 V/3 V Operation   |                       |     | 70   | 100  | mA   | 45 MHz logic signal freq.      |
| 3 V/5 V Operation   |                       |     | 37   | 65   | mA   | 45 MHz logic signal freq.      |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2</sub> (90) |     |      |      |      |                                |
| 5 V/3 V Operation   |                       |     | 11   | 15   | mA   | 45 MHz logic signal freq.      |
| 3 V/5 V Operation   |                       |     | 18   | 25   | mA   | 45 MHz logic signal freq.      |
| ADuM1401 Total Supply Current, Four Channels <sup>2</sup> |                       |     |      |      |      |                                |
| DC to 2 Mbps  |                       |     |      |      |      |                                |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (Q)</sub>  |     |      |      |      |                                |
| 5 V/3 V Operation   |                       |     | 1.8  | 2.4  | mA   | DC to 1 MHz logic signal freq. |
| 3 V/5 V Operation   |                       |     | 1.0  | 1.6  | mA   | DC to 1 MHz logic signal freq. |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (Q)</sub>  |     |      |      |      |                                |
| 5 V/3 V Operation   |                       |     | 0.7  | 1.2  | mA   | DC to 1 MHz logic signal freq. |
| 3 V/5 V Operation   |                       |     | 1.2  | 1.8  | mA   | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only)                         |                       |     |      |      |      |                                |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (10)</sub> |     |      |      |      |                                |
| 5 V/3 V Operation   |                       |     | 7.1  | 9.0  | mA   | 5 MHz logic signal freq.       |
| 3 V/5 V Operation   |                       |     | 3.7  | 5.4  | mA   | 5 MHz logic signal freq.       |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (10)</sub> |     |      |      |      |                                |
| 5 V/3 V Operation   |                       |     | 2.2  | 3.0  | mA   | 5 MHz logic signal freq.       |
| 3 V/5 V Operation   |                       |     | 4.1  | 5.0  | mA   | 5 MHz logic signal freq.       |

| Parameter   | Symbol   | Min                                   | Тур                                   | Max        | Unit                                  | Test Conditions   |
|---|--|---------------------------------------|---------------------------------------|------------|---------------------------------------|---|
| 90 Mbps (CRW Grade Only)                                  |  |                                       | · · ·                                 |            |                                       | -   |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (90)</sub>  |                                       |                                       |            |                                       |   |
| 5 V/3 V Operation   | 55. (55)   |                                       | 57                                    | 82         | mA                                    | 45 MHz logic signal freq.   |
| 3 V/5 V Operation   |  |                                       | 30                                    | 52         | mA                                    | 45 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (90)</sub>  |                                       | = -                                   |            |                                       | <u></u>   |
| 5 V/3 V Operation   | 1002 (90)  |                                       | 18                                    | 27         | mA                                    | 45 MHz logic signal freq.   |
| 3 V/5 V Operation   |  |                                       | 31                                    | 43         | mA                                    | 45 MHz logic signal freq.   |
| ADuM1402 Total Supply Current, Four Channels <sup>2</sup> |  |                                       | J.                                    | .5         |                                       | .52 .0 g.c 5.ga eq.   |
| DC to 2 Mbps  |  |                                       |                                       |            |                                       |   |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (Q)</sub>   |                                       |                                       |            |                                       |   |
| 5 V/3 V Operation   | IDDT (Q)   |                                       | 1.5                                   | 2.1        | mA                                    | DC to 1 MHz logic signal freq.  |
| 3 V/5 V Operation   |  |                                       | 0.9                                   | 1.5        | mA                                    | DC to 1 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (Q)</sub>   |                                       | 0.5                                   |            |                                       | Se to : 2 logic signal neq  |
| 5 V/3 V Operation   | 1002 (Q)   |                                       | 0.9                                   | 1.5        | mA                                    | DC to 1 MHz logic signal freq.  |
| 3 V/5 V Operation   |  |                                       | 1.5                                   | 2.1        | mA                                    | DC to 1 MHz logic signal freq.  |
| 10 Mbps (BRW and CRW Grades Only)                         |  |                                       | 1.5                                   | 2.1        | 1117                                  | be to Tiviliz logic signariteq.   |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1 (10)</sub>  |                                       |                                       |            |                                       |   |
| 5 V/3 V Operation   | (וטטי (וט)   |                                       | 5.6                                   | 7.0        | mA                                    | 5 MHz logic signal freq.  |
| 3 V/5 V Operation   |  |                                       | 3.0                                   | 7.0<br>4.2 | mA                                    | 5 MHz logic signal freq.  |
| $V_{DD2}$ Supply Current                                  | I <sub>DD2 (10)</sub>  |                                       | J.0                                   | 7.2        | 1117                                  | 5 Willie logic signal freq.   |
| 5 V/3 V Operation   | (10) בטטי  |                                       | 3.0                                   | 4.2        | mA                                    | 5 MHz logic signal freq.  |
| 3 V/5 V Operation   |  |                                       | 5.6                                   | 7.0        | mA                                    | 5 MHz logic signal freq.  |
| 90 Mbps (CRW Grade Only)                                  |  |                                       | 5.0                                   | 7.0        | IIIA                                  | 3 MHZ logic signal freq.  |
|   | 1  |                                       |                                       |            |                                       |   |
| V <sub>DD1</sub> Supply Current                           | I <sub>DD1</sub> (90)  |                                       | 4.4                                   | <b>6</b> 2 | A                                     | 45 MHz la via signal fue s  |
| 5 V/3 V Operation   |  |                                       | 44                                    | 62         | mA<br>mA                              | 45 MHz logic signal freq.   |
| 3 V/5 V Operation   |  |                                       | 24                                    | 39         | mA                                    | 45 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                           | I <sub>DD2 (90)</sub>  |                                       | 24                                    | 20         | A                                     | 45 MHz la via signal fue s  |
| 5 V/3 V Operation   |  |                                       | 24                                    | 39         | mA                                    | 45 MHz logic signal freq.   |
| 3 V/5 V Operation   |  |                                       | 44                                    | 62         | mA                                    | 45 MHz logic signal freq.   |
| For All Models  |  | -10                                   | .0.01                                 | . 10       |                                       | 0.7.57. 7. 7. 7. 57. 57.  |
| Input Currents  | I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> ,<br>I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub> | -10                                   | +0.01                                 | +10        | μΑ                                    | $ \begin{array}{l} 0 \ V \leq V_{IA}, \ V_{IB}, \ V_{IC}, \ V_{ID} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{E1}, \ V_{E2} \leq V_{DD1} \ or \ V_{DD2} \\ \end{array} $ |
| Logic High Input Threshold                                | V <sub>IH</sub> , V <sub>EH</sub>  |                                       |                                       |            |                                       | V 3 VEI, VEZ 3 VDDI OI VDDZ   |
| 5 V/3 V Operation   | VIN, VEN   | 2.0                                   |                                       |            | v                                     |   |
| 3 V/5 V Operation   |  | 1.6                                   |                                       |            | V                                     |   |
| Logic Low Input Threshold                                 | V <sub>IL</sub> , V <sub>EL</sub>  | 1.0                                   |                                       |            | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |   |
| 5 V/3 V Operation   | VIL, VEL   |                                       |                                       | 0.8        | v                                     |   |
| 3 V/5 V Operation   |  |                                       |                                       | 0.4        | V                                     |   |
| Logic High Output Voltages                                | V <sub>OAH</sub> , V <sub>OBH</sub> ,  | $(V_{DD1} \text{ or } V_{DD2}) - 0.1$ | (\/ or \/)                            | 0.4        | V                                     | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$  |
| Logic High Output Voltages                                | VOAH, VOBH,  |                                       | $(V_{DD1} \text{ or } V_{DD2}) - 0.2$ |            | V                                     | $I_{Ox} = -20 \mu A$ , $V_{Ix} = V_{IxH}$   |
| Logic Low Output Voltages                                 | Voal, Vobl,  | (VDD1 OI VDD2) - 0.4                  | $(V_{DD1} O1 V_{DD2}) = 0.2$          | 0.1        | V                                     | $I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$   |
| Logic Low Output Voltages                                 | VOAL, VOBL,  |                                       | 0.04                                  | 0.1        | V                                     | $I_{Ox} = 400  \mu A$ , $V_{Ix} = V_{IxL}$  |
|   | 1002, 1002   |                                       |                                       |            | V                                     | $I_{Ox} = 3.2 \text{ mA}, V_{Ix} = V_{IxL}$   |
| SWITCHING SPECIFICATIONS                                  |  |                                       | 0.2                                   | 0.4        | ٧                                     | IOX — 3.2 IIIA, VIX = VIXL  |
|   |  |                                       |                                       |            |                                       |   |
| ADuM1400ARW/ADuM1401ARW/ADuM1402ARW                       | PW   |                                       |                                       | 1000       | nc                                    | C = 15 pE CMOS signal layela  |
| Minimum Pulse Width <sup>3</sup>                          | LAA  | 1                                     |                                       | 1000       | ns<br>Mbps                            | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Maximum Data Rate <sup>4</sup>                            | +  | 1                                     | 70                                    | 100        | Mbps                                  | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Propagation Delay <sup>5</sup>                            | t <sub>PHL</sub> , t <sub>PLH</sub>  | 50                                    | 70                                    | 100        | ns                                    | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Pulse Width Distortion,  tplh - tphl 5                    | PWD  |                                       | 11                                    | 40         | ns                                    | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Change vs. Temperature                                    |  |                                       | 11                                    | F0         | ps/°C                                 | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Propagation Delay Skew <sup>6</sup>                       | t <sub>PSK</sub>   |                                       |                                       | 50         | ns                                    | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Channel-to-Channel Matching <sup>7</sup>                  | t <sub>PSKCD</sub> /t <sub>PSKOD</sub>   |                                       |                                       | 50         | ns                                    | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| ADuM1400BRW/ADuM1401BRW/ADuM1402BRW                       |  |                                       |                                       |            |                                       |   |
| Minimum Pulse Width <sup>3</sup>                          | PW   |                                       |                                       | 100        | ns                                    | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Maximum Data Rate <sup>4</sup>                            |  | 10                                    |                                       |            | Mbps                                  | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay <sup>5</sup>                            | t <sub>PHL</sub> , t <sub>PLH</sub>  | 15                                    | 35                                    | 50         | ns                                    | $C_L = 15 \text{ pF, CMOS signal levels}$   |

| Parameter   | Symbol                              | Min | Тур  | Max  | Unit    | Test Conditions  |
|---|-------------------------------------|-----|------|------|---------|--|
| Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup> | PWD                                 |     |      | 3    | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Change vs. Temperature  |                                     |     | 5    |      | ps/°C   | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay Skew <sup>6</sup>   | t <sub>PSK</sub>                    |     |      | 22   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>            | <b>t</b> <sub>PSKCD</sub>           |     |      | 3    | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Channel-to-Channel Matching, Opposing-<br>Directional Channels <sup>7</sup> | t <sub>PSKOD</sub>                  |     |      | 6    | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| ADuM1400CRW/ADuM1401CRW/ADuM1402CRW   |                                     |     |      |      |         |  |
| Minimum Pulse Width <sup>3</sup>  | PW                                  |     | 8.3  | 11.1 | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Maximum Data Rate⁴  |                                     | 90  | 120  |      | Mbps    | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay⁵  | $t_{\text{PHL}}$ , $t_{\text{PLH}}$ | 20  | 30   | 40   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Pulse Width Distortion,  tplh - tphl 5                                      | PWD                                 |     | 0.5  | 2    | ns      | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Change vs. Temperature  |                                     |     | 3    |      | ps/°C   | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Propagation Delay Skew <sup>6</sup>   | t <sub>PSK</sub>                    |     |      | 14   | ns      | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>            | t <sub>PSKCD</sub>                  |     |      | 2    | ns      | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Channel-to-Channel Matching, Opposing-<br>Directional Channels <sup>7</sup> | t <sub>PSKOD</sub>                  |     |      | 5    | ns      | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| For All Models  |                                     |     |      |      |         |  |
| Output Disable Propagation Delay (High/Low to High Impedance)               | t <sub>PHZ</sub> , t <sub>PLH</sub> |     | 6    | 8    | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Output Enable Propagation Delay (High Impedance to High/Low)                | t <sub>PZH</sub> , t <sub>PZL</sub> |     | 6    | 8    | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Output Rise/Fall Time (10% to 90%)  | t <sub>R</sub> /t <sub>F</sub>      |     |      |      |         | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| 5 V/3 V Operation   |                                     |     | 3.0  |      | ns      |  |
| 3 V/5 V Operation   |                                     |     | 2.5  |      | ns      |  |
| Common-Mode Transient Immunity at Logic<br>High Output <sup>s</sup>         | CM <sub>H</sub>                     | 25  | 35   |      | kV/μs   | $V_{lx} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic<br>Low Output <sup>8</sup>          | CM <sub>L</sub>                     | 25  | 35   |      | kV/μs   | $V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$<br>transient magnitude = 800 V  |
| Refresh Rate  | $f_r$                               |     |      |      |         |  |
| 5 V/3 V Operation   |                                     |     | 1.2  |      | Mbps    |  |
| 3 V/5 V Operation   |                                     |     | 1.1  |      | Mbps    |  |
| Input Dynamic Supply Current per Channel <sup>9</sup>                       | I <sub>DDI (D)</sub>                |     |      |      |         |  |
| 5 V/3 V Operation   |                                     |     | 0.19 |      | mA/Mbps |  |
| 3 V/5 V Operation   |                                     |     | 0.10 |      | mA/Mbps |  |
| Output Dynamic Supply Current per Channel <sup>9</sup>                      | I <sub>DDO (D)</sub>                |     |      |      |         |  |
| 5 V/3 V Operation   |                                     |     | 0.03 |      | mA/Mbps |  |
| 3 V/5 V Operation   |                                     |     | 0.05 |      | mA/Mbps |  |

<sup>1</sup> All voltages are relative to their respective ground.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>&</sup>lt;sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400/ADuM1401 channel configurations.

<sup>&</sup>lt;sup>4</sup>The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the V<sub>Ox</sub> signal.

<sup>&</sup>lt;sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>&</sup>lt;sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $<sup>^8</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8$  V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>&</sup>lt;sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

### **ELECTRICAL CHARACTERISTICS—5 V, 125°C OPERATION**<sup>1</sup>

 $4.5~V \le V_{DD1} \le 5.5~V$ ,  $4.5~V \le V_{DD2} \le 5.5~V$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25$ °C,  $V_{DD1} = V_{DD2} = 5~V$ . These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Table 4.

| Parameter   | Symbol   | Min                                   | Тур   | Max  | Unit | Test Conditions   |
|---|--|---------------------------------------|-------|------|------|---|
| DC SPECIFICATIONS   |  |                                       |       |      |      |   |
| Input Supply Current per Channel, Quiescent                                 | I <sub>DDI (Q)</sub>   |                                       | 0.50  | 0.53 | mA   |   |
| Output Supply Current per Channel, Quiescent                                | I <sub>DDO (Q)</sub>   |                                       | 0.19  | 0.21 | mA   |   |
| ADuM1400W, Total Supply Current, Four Channels <sup>2</sup>                 |  |                                       |       |      |      |   |
| DC to 2 Mbps  |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current   | I <sub>DD1 (Q)</sub>   |                                       | 2.2   | 2.8  | mA   | DC to 1 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current   | I <sub>DD2 (Q)</sub>   |                                       | 0.9   | 1.4  | mA   | DC to 1 MHz logic signal freq.  |
| 10 Mbps (TRWZ Grade Only)   |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current   | I <sub>DD1 (10)</sub>  |                                       | 8.6   | 10.6 | mA   | 5 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current   | I <sub>DD2 (10)</sub>  |                                       | 2.6   | 3.5  | mA   | 5 MHz logic signal freq.  |
| ADuM1401W, Total Supply Current, Four Channels <sup>2</sup>                 |  |                                       |       |      |      |   |
| DC to 2 Mbps  |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current   | I <sub>DD1 (Q)</sub>   |                                       | 1.8   | 2.4  | mA   | DC to 1 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current   | I <sub>DD2 (Q)</sub>   |                                       | 1.2   | 1.8  | mA   | DC to 1 MHz logic signal freq.  |
| 10 Mbps (TRWZ Grade Only)   |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current   | I <sub>DD1 (10)</sub>  |                                       | 7.1   | 9.0  | mA   | 5 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current   | I <sub>DD2 (10)</sub>  |                                       | 4.1   | 5.0  | mA   | 5 MHz logic signal freq.  |
| ADuM1402W, Total Supply Current, Four Channels <sup>2</sup>                 |  |                                       |       |      |      |   |
| DC to 2 Mbps  |  |                                       |       |      |      |   |
| V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current                         | I <sub>DD1 (Q)</sub> , I <sub>DD2 (Q)</sub>  |                                       | 1.5   | 2.1  | mA   | DC to 1 MHz logic signal freq.  |
| 10 Mbps (TRWZ Grade Only)   |  |                                       |       |      |      |   |
| V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current                         | I <sub>DD1 (10)</sub> , I <sub>DD2 (10)</sub>  |                                       | 5.6   | 7.0  | mA   | 5 MHz logic signal freq.  |
| For All Models  |  |                                       |       |      |      |   |
| Input Currents  | I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> ,<br>I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub> | -10                                   | +0.01 | +10  | μΑ   | $ \begin{aligned} 0 & V \leq V_{\text{IA}}, V_{\text{IB}}, V_{\text{IC}}, V_{\text{ID}} \leq V_{\text{DD1}} \text{ or } V_{\text{DD2}}, \\ 0 & V \leq V_{\text{E1}}, V_{\text{E2}} \leq V_{\text{DD1}} \text{ or } V_{\text{DD2}} \end{aligned} $ |
| Logic High Input Threshold  | V <sub>IH</sub> , V <sub>EH</sub>  | 2.0                                   |       |      | V    |   |
| Logic Low Input Threshold   | $V_{\text{IL}}$ , $V_{\text{EL}}$  |                                       |       | 8.0  | V    |   |
| Logic High Output Voltages  | V <sub>OAH</sub> , V <sub>OBH</sub> ,  | $(V_{DD1} \text{ or } V_{DD2}) - 0.1$ | 5.0   |      | V    | $I_{Ox} = -20 \; \mu\text{A},  V_{Ix} = V_{IxH}$  |
|   | $V_{OCH}$ , $V_{ODH}$  | $(V_{DD1} \text{ or } V_{DD2}) - 0.4$ | 4.8   |      | V    | $I_{Ox} = -3.2 \text{ mA}, V_{Ix} = V_{IxH}$  |
| Logic Low Output Voltages   | VOAL, VOBL,  |                                       | 0.0   | 0.1  | V    | $I_{Ox} = 20 \mu A$ , $V_{Ix} = V_{IxL}$  |
|   | V <sub>OCL</sub> , V <sub>ODL</sub>  |                                       | 0.04  | 0.1  | V    | $I_{\text{Ox}} = 400 \; \mu\text{A, } V_{\text{Ix}} = V_{\text{IxL}}$   |
|   |  |                                       | 0.2   | 0.4  | V    | $I_{Ox} = 3.2 \text{ mA}, V_{Ix} = V_{IxL}$   |
| SWITCHING SPECIFICATIONS  |  |                                       |       |      |      |   |
| ADuM1400WSRWZ/ADuM1401WSRWZ/<br>ADuM1402WSRWZ                               |  |                                       |       |      |      |   |
| Minimum Pulse Width <sup>3</sup>  | PW   |                                       |       | 1000 | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Maximum Data Rate⁴  |  | 1                                     |       |      | Mbps | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay⁵  | t <sub>PHL</sub> , t <sub>PLH</sub>  | 50                                    | 65    | 100  | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup> | PWD  |                                       |       | 40   | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay Skew <sup>6</sup>   | t <sub>PSK</sub>   |                                       |       | 50   | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Channel-to-Channel Matching <sup>7</sup>                                    | t <sub>PSKCD</sub> /t <sub>PSKOD</sub>   |                                       |       | 50   | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$   |

| Parameter   | Symbol                              | Min | Тур  | Max | Unit    | Test Conditions  |
|---|-------------------------------------|-----|------|-----|---------|--|
| ADuM1400WTRWZ/ADuM1401WTRWZ/  |                                     |     |      |     |         |  |
| ADuM1402WTRWZ   |                                     |     |      |     |         |  |
| Minimum Pulse Width <sup>3</sup>  | PW                                  |     |      | 100 | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Maximum Data Rate⁴  |                                     | 10  |      |     | Mbps    | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay⁵  | t <sub>PHL</sub> , t <sub>PLH</sub> | 18  | 27   | 34  | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$                             | PWD                                 |     |      | 3   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Change vs. Temperature  |                                     |     | 5    |     | ps/°C   | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay Skew <sup>6</sup>   | t <sub>PSK</sub>                    |     |      | 15  | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Channel-to-Channel Matching, Codirectional<br>Channels <sup>7</sup>         | t <sub>PSKCD</sub>                  |     |      | 3   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Channel-to-Channel Matching, Opposing-<br>Directional Channels <sup>7</sup> | t <sub>PSKOD</sub>                  |     |      | 6   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| For All Models  |                                     |     |      |     |         |  |
| Output Disable Propagation Delay (High/Low to High Impedance)               | t <sub>PHZ</sub> , t <sub>PLH</sub> |     | 6    | 8   | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels   |
| Output Enable Propagation Delay (High<br>Impedance to High/Low)             | t <sub>PZH</sub> , t <sub>PZL</sub> |     | 6    | 8   | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels   |
| Output Rise/Fall Time (10% to 90%)  | t <sub>R</sub> /t <sub>F</sub>      |     | 2.5  |     | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Common-Mode Transient Immunity at Logic<br>High Output <sup>8</sup>         | CM <sub>H</sub>                     | 25  | 35   |     | kV/μs   | $V_{lx} = V_{DD1}/V_{DD2}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic<br>Low Output <sup>8</sup>          | CM <sub>L</sub>                     | 25  | 35   |     | kV/μs   | $V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$<br>transient magnitude = 800 V      |
| Refresh Rate  | $f_r$                               |     | 1.2  |     | Mbps    |  |
| Input Dynamic Supply Current per Channel <sup>9</sup>                       | I <sub>DDI (D)</sub>                |     | 0.19 |     | mA/Mbps |  |
| Output Dynamic Supply Current per Channel <sup>9</sup>                      | I <sub>DDO (D)</sub>                |     | 0.05 |     | mA/Mbps |  |

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

<sup>&</sup>lt;sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

<sup>&</sup>lt;sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>&</sup>lt;sup>4</sup>The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>&</sup>lt;sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the rising edge of the V<sub>Ox</sub> signal.

<sup>&</sup>lt;sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>&</sup>lt;sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $<sup>^8</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8$  V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>&</sup>lt;sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

### **ELECTRICAL CHARACTERISTICS—3 V, 125°C OPERATION**<sup>1</sup>

 $3.0~V \le V_{DD1} \le 3.6~V$ ,  $3.0~V \le V_{DD2} \le 3.6~V$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25$ °C,  $V_{DD1} = V_{DD2} = 3.0~V$ . These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Table 5.

| Parameter  | Symbol   | Min                                   | Тур   | Max  | Unit | Test Conditions   |
|--|--|---------------------------------------|-------|------|------|---|
| DC SPECIFICATIONS  |  |                                       |       |      |      |   |
| Input Supply Current per Channel,<br>Quiescent                 | I <sub>DDI (Q)</sub>   |                                       | 0.26  | 0.31 | mA   |   |
| Output Supply Current per Channel,<br>Quiescent                | I <sub>DDO (Q)</sub>   |                                       | 0.11  | 0.14 | mA   |   |
| ADuM1400W, Total Supply Current, Four<br>Channels <sup>2</sup> |  |                                       |       |      |      |   |
| DC to 2 Mbps   |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current                                | I <sub>DD1 (Q)</sub>   |                                       | 1.2   | 1.9  | mA   | DC to 1 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current                                | I <sub>DD2 (Q)</sub>   |                                       | 0.5   | 0.9  | mA   | DC to 1 MHz logic signal freq.  |
| 10 Mbps (TRWZ Grade Only)                                      |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current                                | I <sub>DD1 (10)</sub>  |                                       | 4.5   | 6.5  | mA   | 5 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current                                | I <sub>DD2 (10)</sub>  |                                       | 1.4   | 2.0  | mA   | 5 MHz logic signal freq.  |
| ADuM1401W, Total Supply Current, Four Channels <sup>2</sup>    |  |                                       |       |      |      |   |
| DC to 2 Mbps   |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current                                | I <sub>DD1 (Q)</sub>   |                                       | 1.0   | 1.6  | mA   | DC to 1 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current                                | I <sub>DD2 (Q)</sub>   |                                       | 0.7   | 1.2  | mA   | DC to 1 MHz logic signal freq.  |
| 10 Mbps (TRWZ Grade Only)                                      |  |                                       |       |      |      |   |
| V <sub>DD1</sub> Supply Current                                | I <sub>DD1 (10)</sub>  |                                       | 3.7   | 5.4  | mA   | 5 MHz logic signal freq.  |
| V <sub>DD2</sub> Supply Current                                | I <sub>DD2 (10)</sub>  |                                       | 2.2   | 3.0  | mA   | 5 MHz logic signal freq.  |
| ADuM1402W, Total Supply Current, Four Channels <sup>2</sup>    |  |                                       |       |      |      |   |
| DC to 2 Mbps   |  |                                       |       |      |      |   |
| V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current            | I <sub>DD1 (Q)</sub> , I <sub>DD2 (Q)</sub>  |                                       | 0.9   | 1.5  | mA   | DC to 1 MHz logic signal freq.  |
| 10 Mbps (TRWZ Grade Only)                                      |  |                                       |       |      |      |   |
| V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current            | I <sub>DD1 (10)</sub> , I <sub>DD2 (10)</sub>  |                                       | 3.0   | 4.2  | mA   | 5 MHz logic signal freq.  |
| For All Models   |  |                                       |       |      |      |   |
| Input Currents   | I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> ,<br>I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub> | -10                                   | +0.01 | +10  | μΑ   | $ \begin{array}{l} 0 \ V \leq V_{IA}, \ V_{IB}, \ V_{IC}, \ V_{ID} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{E1}, \ V_{E2} \leq V_{DD1} \ or \ V_{DD2} \\ \end{array} $ |
| Logic High Input Threshold                                     | V <sub>IH</sub> , V <sub>EH</sub>  | 1.6                                   |       |      | ٧    |   |
| Logic Low Input Threshold                                      | VIL, VEL   |                                       |       | 0.4  | ٧    |   |
| Logic High Output Voltages                                     | V <sub>OAH</sub> , V <sub>OBH</sub> ,  | $(V_{DD1} \text{ or } V_{DD2}) - 0.1$ | 3.0   |      | ٧    | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$  |
| 3 3 . 3  | V <sub>OCH</sub> , V <sub>ODH</sub>  | $(V_{DD1} \text{ or } V_{DD2}) - 0.4$ | 2.8   |      | ٧    | $I_{Ox} = -3.2 \text{ mA}, V_{Ix} = V_{IxH}$  |
| Logic Low Output Voltages                                      | VOAL, VOBL,  |                                       | 0.0   | 0.1  | V    | $I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$   |
| , ,  | V <sub>OCL</sub> , V <sub>ODL</sub>  |                                       | 0.04  | 0.1  | V    | $I_{Ox} = 400 \mu A$ , $V_{Ix} = V_{IxL}$   |
|  |  |                                       | 0.2   | 0.4  | V    | $I_{Ox} = 3.2 \text{ mA}, V_{Ix} = V_{IxL}$   |
| SWITCHING SPECIFICATIONS                                       |  |                                       |       |      |      |   |
| ADuM1400WSRWZ/ADuM1401WSRWZ/<br>ADuM1402WSRWZ                  |  |                                       |       |      |      |   |
| Minimum Pulse Width <sup>3</sup>                               | PW   |                                       |       | 1000 | ns   | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Maximum Data Rate <sup>4</sup>                                 |  | 1                                     |       |      | Mbps | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay⁵   | t <sub>PHL</sub> , t <sub>PLH</sub>  | 50                                    | 75    | 100  | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Pulse Width Distortion,  tplh - tphl 5                         | PWD  |                                       | -     | 40   | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay Skew <sup>6</sup>                            | t <sub>PSK</sub>   |                                       |       | 50   | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Channel-to-Channel Matching <sup>7</sup>                       | t <sub>PSKCD</sub> /t <sub>PSKOD</sub>   |                                       |       | 50   | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$   |

| Parameter   | Symbol                              | Min | Тур  | Max | Unit    | Test Conditions   |
|---|-------------------------------------|-----|------|-----|---------|---|
| ADuM1400WTRWZ/ADuM1401WTRWZ/  |                                     |     |      |     |         |   |
| ADuM1402WTRWZ   |                                     |     |      |     |         |   |
| Minimum Pulse Width <sup>3</sup>  | PW                                  |     |      | 100 | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Maximum Data Rate⁴  |                                     | 10  |      |     | Mbps    | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay⁵  | t <sub>PHL</sub> , t <sub>PLH</sub> | 20  | 34   | 45  | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup> | PWD                                 |     |      | 3   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Change vs. Temperature  |                                     |     | 5    |     | ps/°C   | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Propagation Delay Skew <sup>6</sup>   | t <sub>PSK</sub>                    |     |      | 22  | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Channel-to-Channel Matching,<br>Codirectional Channels <sup>7</sup>         | t <sub>PSKCD</sub>                  |     |      | 3   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Channel-to-Channel Matching,<br>Opposing-Directional Channels <sup>7</sup>  | t <sub>PSKOD</sub>                  |     |      | 6   | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| For All Models  |                                     |     |      |     |         |   |
| Output Disable Propagation Delay<br>(High/Low to High Impedance)            | t <sub>PHZ</sub> , t <sub>PLH</sub> |     | 6    | 8   | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Output Enable Propagation Delay (High Impedance to High/Low)                | t <sub>PZH</sub> , t <sub>PZL</sub> |     | 6    | 8   | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels  |
| Output Rise/Fall Time (10% to 90%)  | t <sub>R</sub> /t <sub>F</sub>      |     | 3    |     | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$   |
| Common-Mode Transient Immunity at<br>Logic High Output <sup>8</sup>         | CM <sub>H</sub>                     | 25  | 35   |     | kV/μs   | $V_{lx} = V_{DD1}/V_{DD2}, V_{CM} = 1000 \text{ V},$<br>transient magnitude = 800 V |
| Common-Mode Transient Immunity at<br>Logic Low Output <sup>8</sup>          | CM <sub>L</sub>                     | 25  | 35   |     | kV/μs   | $V_{Ix} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$<br>transient magnitude = 800 V     |
| Refresh Rate  | f <sub>r</sub>                      |     | 1.1  |     | Mbps    |   |
| Input Dynamic Supply Current per<br>Channel <sup>9</sup>                    | I <sub>DDI (D)</sub>                |     | 0.10 |     | mA/Mbps |   |
| Output Dynamic Supply Current per<br>Channel <sup>9</sup>                   | I <sub>DDO (D)</sub>                |     | 0.03 |     | mA/Mbps |   |

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

<sup>&</sup>lt;sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

<sup>&</sup>lt;sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>&</sup>lt;sup>4</sup>The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the V<sub>Ox</sub> signal.

<sup>&</sup>lt;sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>&</sup>lt;sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $<sup>^8</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8 \, V_{DD2}$ . CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8 \, V$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>&</sup>lt;sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

### ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V, 125°C OPERATION<sup>1</sup>

 $4.5~V \le V_{DD1} \le 5.5~V$ ,  $3.0~V \le V_{DD2} \le 3.6~V$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}C$ ;  $V_{DD1} = 5~V$ ,  $V_{DD2} = 3.0~V$ . These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Table 6

| Parameter   | Symbol   | Min  | Тур                                 | Max  | Unit  | Test Conditions  |
|---|--|--|-------------------------------------|------|-------|--|
| DC SPECIFICATIONS   |  |  |                                     |      |       |  |
| Input Supply Current per Channel, Quiescent                 | I <sub>DDI (Q)</sub>   |  | 0.50                                | 0.53 | mA    |  |
| Output Supply Current per Channel, Quiescent                | I <sub>DDO (Q)</sub>   |  | 0.11                                | 0.14 | mA    |  |
| ADuM1400W, Total Supply Current, Four Channels <sup>2</sup> |  |  |                                     |      |       |  |
| DC to 2 Mbps  |  |  |                                     |      |       |  |
| V <sub>DD1</sub> Supply Current                             | I <sub>DD1 (Q)</sub>   |  | 2.2                                 | 2.8  | mA    | DC to 1 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                             | I <sub>DD2 (Q)</sub>   |  | 0.5                                 | 0.9  | mA    | DC to 1 MHz logic signal freq.   |
| 10 Mbps (TRWZ Grade Only)                                   |  |  |                                     |      |       |  |
| V <sub>DD1</sub> Supply Current                             | I <sub>DD1 (10)</sub>  |  | 8.6                                 | 10.6 | mA    | 5 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                             | I <sub>DD2 (10)</sub>  |  | 1.4                                 | 2.0  | mA    | 5 MHz logic signal freq.   |
| ADuM1401W, Total Supply Current, Four Channels <sup>2</sup> | 1552 (10)  |  |                                     |      |       |  |
| DC to 2 Mbps  |  |  |                                     |      |       |  |
| V <sub>DD1</sub> Supply Current                             | I <sub>DD1 (Q)</sub>   |  | 1.8                                 | 2.4  | mA    | DC to 1 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                             | I <sub>DD2 (Q)</sub>   |  | 0.7                                 | 1.2  | mA    | DC to 1 MHz logic signal freq.   |
| 10 Mbps (TRWZ Grade Only)                                   | 1002 (Q)   |  | •                                   |      |       | Joeto I III i Ziogicoigi i i cqi   |
| V <sub>DD1</sub> Supply Current                             | I <sub>DD1 (10)</sub>  |  | 7.1                                 | 9.0  | mA    | 5 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                             | I <sub>DD2 (10)</sub>  |  | 2.2                                 | 3.0  | mA    | 5 MHz logic signal freq.   |
| ADuM1402W, Total Supply Current, Four Channels <sup>2</sup> | 1002 (10)  |  |                                     | 3.0  | 1111  | 3 m 12 rogic signar req.   |
| DC to 2 Mbps  |  |  |                                     |      |       |  |
| V <sub>DD1</sub> Supply Current                             | I <sub>DD1 (Q)</sub>   |  | 1.5                                 | 2.1  | mA    | DC to 1 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                             | I <sub>DD2 (Q)</sub>   |  | 0.9                                 | 1.5  | mA    | DC to 1 MHz logic signal freq.   |
| 10 Mbps (TRWZ Grade Only)                                   | 1002 (Q)   |  | 0.5                                 | 1.5  | 111/4 | De to 1 Wil 12 logic signal freq.  |
| V <sub>DD1</sub> Supply Current                             | lancon.  |  | 5.6                                 | 7.0  | mA    | 5 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                             | I <sub>DD1 (10)</sub>  |  | 3.0                                 | 4.2  | mA    | 5 MHz logic signal freq.   |
| For All Models  | I <sub>DD2 (10)</sub>  |  | 3.0                                 | 7.2  | ША    | 3 Mi iz logic signal freq.   |
| Input Currents  | I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> ,                        | -10  | +0.01                               | +10  | μΑ    | $0\ V \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1}$  |
| input Currents  | IIA, IIB, IIC,<br>I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub>        | -10  | +0.01                               | +10  | μΑ    | or $V_{DD2}$ , $0 \text{ V} \leq V_{E1}$ , $V_{E2} \leq V_{DD1}$                               |
| Logic High Input Threshold                                  | V <sub>IH</sub> , V <sub>EH</sub>  |  |                                     |      |       | or V <sub>DD2</sub>  |
| 5 V/3 V Operation   | VIH, VEH   | 2.0  |                                     |      | v     |  |
| 3 V/5 V Operation   |  | 1.6  |                                     |      | V     |  |
| Logic Low Input Threshold                                   | V <sub>IL</sub> , V <sub>EL</sub>  | 1.0  |                                     |      | V     |  |
| 5 V/3 V Operation   | VIL, VEL   |  |                                     | 0.8  | v     |  |
| 3 V/5 V Operation   |  |  |                                     | 0.4  | V     |  |
| Logic High Output Voltages                                  | V <sub>OAH</sub> , V <sub>OBH</sub> ,  | $(V_{DD1} \text{ or } V_{DD2}) - 0.1$  | $V_{DD1}$ or $V_{DD2}$              | 0.4  | V     | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$   |
| Logic High Output Voltages                                  | VOAH, VOBH,  | $(V_{DD1} \text{ or } V_{DD2}) = 0.1$<br>$(V_{DD1} \text{ or } V_{DD2}) = 0.4$ | $V_{DD1}$ $V_{DD2}$ $V_{DD2} - 0.2$ |      | V     | $I_{Ox} = -3.2 \text{ mA}, V_{Ix} = V_{IxH}$   |
| Logic Low Output Voltages                                   |  | (V <sub>DD1</sub> OI V <sub>DD2</sub> ) - 0.4                                  | 0.0                                 | 0.1  | V     | $I_{Ox} = -3.2 \text{ IIIA}, V_{Ix} = V_{IxH}$<br>$I_{Ox} = 20  \mu\text{A}, V_{Ix} = V_{IxL}$ |
| Logic Low Output Voltages                                   | V <sub>OAL</sub> , V <sub>OBL</sub> ,<br>V <sub>OCL</sub> , V <sub>ODL</sub> |  | 0.04                                | 0.1  | V     | $I_{Ox} = 20 \mu A$ , $V_{Ix} = V_{IxL}$<br>$I_{Ox} = 400 \mu A$ , $V_{Ix} = V_{IxL}$          |
|   | VOCE, VODE   |  |                                     |      | V     | · ·  |
| CANITCH HAVE CONFORM ATIONIC                                | +  |  | 0.2                                 | 0.4  | V     | $I_{Ox} = 3.2 \text{ mA}, V_{Ix} = V_{IxL}$  |
| SWITCHING SPECIFICATIONS                                    |  |  |                                     |      |       |  |
| ADuM1400WSRWZ/ADuM1401WSRWZ/<br>ADuM1402WSRWZ               |  |  |                                     |      |       |  |
| Minimum Pulse Width <sup>3</sup>                            | PW   |  |                                     | 1000 |       | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Maximum Data Rate <sup>4</sup>                              |  | 1  |                                     |      | Mbps  | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay⁵  | t <sub>PHL</sub> , t <sub>PLH</sub>  | 50   | 70                                  | 100  | ns    | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$             | PWD  |  |                                     | 40   | ns    | $C_L = 15$ pF, CMOS signal levels  |
| Propagation Delay Skew <sup>6</sup>                         | t <sub>PSK</sub>   |  |                                     | 50   | ns    | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Channel-to-Channel Matching <sup>7</sup>                    | $t_{PSKCD}/t_{PSKOD}$  |  |                                     | 50   | ns    | $C_L = 15 \text{ pF, CMOS signal levels}$  |

| Parameter   | Symbol                              | Min | Тур  | Max | Unit    | Test Conditions  |
|---|-------------------------------------|-----|------|-----|---------|--|
| ADuM1400WTRWZ/ADuM1401WTRWZ/<br>ADuM1402WTRWZ                               |                                     |     |      |     |         |  |
| Minimum Pulse Width <sup>3</sup>  | PW                                  |     |      | 100 | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Maximum Data Rate⁴  |                                     | 10  |      |     | Mbps    | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay⁵  | t <sub>PHL</sub> , t <sub>PLH</sub> | 20  | 30   | 40  | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup> | PWD                                 |     |      | 3   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Change vs. Temperature  |                                     |     | 5    |     | ps/°C   | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay Skew <sup>6</sup>   | t <sub>PSK</sub>                    |     |      | 22  | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>            | t <sub>PSKCD</sub>                  |     |      | 3   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Channel-to-Channel Matching, Opposing-<br>Directional Channels <sup>7</sup> | t <sub>PSKOD</sub>                  |     |      | 6   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| For All Models  |                                     |     |      |     |         |  |
| Output Disable Propagation Delay (High/Low to High Impedance)               | t <sub>PHZ</sub> , t <sub>PLH</sub> |     | 6    | 8   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Output Enable Propagation Delay (High Impedance to High/Low)                | t <sub>PZH</sub> , t <sub>PZL</sub> |     | 6    | 8   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Output Rise/Fall Time (10% to 90%)  | t <sub>R</sub> /t <sub>F</sub>      |     | 3.0  |     | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Common-Mode Transient Immunity at Logic<br>High Output <sup>8</sup>         | CM <sub>H</sub>                     | 25  | 35   |     | kV/μs   | $V_{lx} = V_{DD1}/V_{DD2}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = $800 \text{ V}$ |
| Common-Mode Transient Immunity at Logic<br>Low Output <sup>8</sup>          | CM <sub>L</sub>                     | 25  | 35   |     | kV/μs   | $V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$<br>transient magnitude = 800 V                |
| Refresh Rate  | $f_{r}$                             |     | 1.2  |     | Mbps    |  |
| Input Dynamic Supply Current per Channel <sup>9</sup>                       | I <sub>DDI (D)</sub>                |     | 0.19 |     | mA/Mbps |  |
| Output Dynamic Supply Current per Channel <sup>9</sup>                      | I <sub>DDO (D)</sub>                |     | 0.03 |     | mA/Mbps |  |

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

<sup>&</sup>lt;sup>2</sup>The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

<sup>&</sup>lt;sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>&</sup>lt;sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>&</sup>lt;sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the rising edge of the V<sub>Ox</sub> signal.

<sup>&</sup>lt;sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>&</sup>lt;sup>7</sup>Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $<sup>^8</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8$  V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>&</sup>lt;sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

### ELECTRICAL CHARACTERISTICS—MIXED 3 V/5 V, 125°C OPERATION<sup>1</sup>

 $3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}, 4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V};$  all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C};$   $V_{DD1} = 3.0 \text{ V},$   $V_{DD2} = 5 \text{ V}.$  These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Table 7.

| Parameter  | Symbol   | Min                                   | Тур                                    | Max  | Unit | Test Conditions  |
|--|--|---------------------------------------|--|------|------|--|
| DC SPECIFICATIONS  |  |                                       |  |      |      |  |
| Input Supply Current per Channel, Quiescent                    | I <sub>DDI (Q)</sub>   |                                       | 0.26                                   | 0.31 | mA   |  |
| Output Supply Current per Channel, Quiescent                   | I <sub>DDO (Q)</sub>   |                                       | 0.19                                   | 0.21 | mA   |  |
| ADuM1400W, Total Supply Current, Four<br>Channels <sup>2</sup> |  |                                       |  |      |      |  |
| DC to 2 Mbps   |  |                                       |  |      |      |  |
| V <sub>DD1</sub> Supply Current                                | I <sub>DD1 (Q)</sub>   |                                       | 1.2                                    | 1.9  | mA   | DC to 1 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                                | I <sub>DD2 (Q)</sub>   |                                       | 0.9                                    | 1.4  | mA   | DC to 1 MHz logic signal freq.   |
| 10 Mbps (TRWZ Grade Only)                                      |  |                                       |  |      |      |  |
| V <sub>DD1</sub> Supply Current                                | I <sub>DD1 (10)</sub>  |                                       | 4.5                                    | 6.5  | mA   | 5 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                                | I <sub>DD2 (10)</sub>  |                                       | 2.6                                    | 3.5  | mA   | 5 MHz logic signal freq.   |
| ADuM1401W, Total Supply Current, Four Channels <sup>2</sup>    |  |                                       |  |      |      |  |
| DC to 2 Mbps   |  |                                       |  |      |      |  |
| V <sub>DD1</sub> Supply Current                                | I <sub>DD1 (Q)</sub>   |                                       | 1.0                                    | 1.6  | mA   | DC to 1 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                                | I <sub>DD2 (Q)</sub>   |                                       | 1.2                                    | 1.8  | mA   | DC to 1 MHz logic signal freq.   |
| 10 Mbps (TRWZ Grade Only)                                      |  |                                       |  |      |      |  |
| V <sub>DD1</sub> Supply Current                                | I <sub>DD1 (10)</sub>  |                                       | 3.7                                    | 5.4  | mA   | 5 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                                | I <sub>DD2 (10)</sub>  |                                       | 4.1                                    | 5.0  | mA   | 5 MHz logic signal freq.   |
| ADuM1402W, Total Supply Current, Four Channels <sup>2</sup>    |  |                                       |  |      |      |  |
| DC to 2 Mbps   |  |                                       |  |      |      |  |
| V <sub>DD1</sub> Supply Current                                | I <sub>DD1 (Q)</sub>   |                                       | 0.9                                    | 1.5  | mA   | DC to 1 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                                | $I_{DD2(Q)}$   |                                       | 1.5                                    | 2.1  | mA   | DC to 1 MHz logic signal freq.   |
| 10 Mbps (TRWZ Grade Only)                                      |  |                                       |  |      |      |  |
| V <sub>DD1</sub> Supply Current                                | I <sub>DD1 (10)</sub>  |                                       | 3.0                                    | 4.2  | mA   | 5 MHz logic signal freq.   |
| V <sub>DD2</sub> Supply Current                                | I <sub>DD2 (10)</sub>  |                                       | 5.6                                    | 7.0  | mA   | 5 MHz logic signal freq.   |
| For All Models   |  |                                       |  |      |      |  |
| Input Currents   | I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> ,<br>I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub> | -10                                   | +0.01                                  | +10  | μΑ   | $ \begin{array}{l} 0 \ V \leq V_{IA}, \ V_{IB}, \ V_{IC}, \ V_{ID} \leq V_{DD1} \ or \\ V_{DD2}, \ 0 \ V \leq V_{E1}, \ V_{E2} \leq V_{DD1} \ or \ V_{DD2} \end{array} $ |
| Logic High Input Threshold                                     | $V_{\text{IH}}$ , $V_{\text{EH}}$  | 1.6                                   |  |      | V    |  |
| Logic Low Input Threshold                                      | $V_{\text{IL}}$ , $V_{\text{EL}}$  |                                       |  | 0.4  | V    |  |
| Logic High Output Voltages                                     | V <sub>OAH</sub> , V <sub>OBH</sub> ,  | $(V_{DD1} \text{ or } V_{DD2}) - 0.1$ | $V_{\text{DD1}}, V_{\text{DD2}}$       |      | V    | $I_{Ox} = -20 \mu A$ , $V_{Ix} = V_{IxH}$  |
|  | $V_{OCH}$ , $V_{ODH}$  | $(V_{DD1} \text{ or } V_{DD2}) - 0.4$ | $V_{\text{DD1}}, V_{\text{DD2}} - 0.2$ |      | V    | $I_{Ox} = -3.2 \text{ mA}, V_{Ix} = V_{IxH}$   |
| Logic Low Output Voltages                                      | $V_{OAL}$ , $V_{OBL}$ ,  |                                       | 0.0                                    | 0.1  | V    | $I_{Ox} = 20 \mu A$ , $V_{Ix} = V_{IxL}$   |
|  | $V_{OCL}$ , $V_{ODL}$  |                                       | 0.04                                   | 0.1  | V    | $I_{Ox} = 400 \mu A$ , $V_{Ix} = V_{IxL}$  |
|  |  |                                       | 0.2                                    | 0.4  | V    | $I_{Ox} = 3.2 \text{ mA}, V_{Ix} = V_{IxL}$  |
| SWITCHING SPECIFICATIONS                                       |  |                                       |  |      |      |  |
| ADuM1400WSRWZ/ADuM1401WSRWZ/<br>ADuM1402WSRWZ                  |  |                                       |  |      |      |  |
| Minimum Pulse Width <sup>3</sup>                               | PW   |                                       |  | 1000 | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Maximum Data Rate⁴   |  | 1                                     |  |      | Mbps | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay⁵   | $t_{\text{PHL}}$ , $t_{\text{PLH}}$  | 50                                    | 70                                     | 100  | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$                | PWD  |                                       |  | 40   | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay Skew <sup>6</sup>                            | t <sub>PSK</sub>   |                                       |  | 50   | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Channel-to-Channel Matching <sup>7</sup>                       | $t_{PSKCD}/t_{PSKOD}$  | <u> </u>                              |  | 50   | ns   | $C_L = 15 \text{ pF, CMOS signal levels}$  |

| Parameter   | Symbol                              | Min | Тур  | Max | Unit    | Test Conditions  |
|---|-------------------------------------|-----|------|-----|---------|--|
| ADuM1400WTRWZ/ADuM1401WTRWZ/<br>ADuM1402WTRWZ                               |                                     |     |      |     |         |  |
| Minimum Pulse Width <sup>3</sup>  | PW                                  |     |      | 100 | ns      | $C_L = 15$ pF, CMOS signal levels  |
| Maximum Data Rate⁴  |                                     | 10  |      |     | Mbps    | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay⁵  | t <sub>PHL</sub> , t <sub>PLH</sub> | 20  | 30   | 40  | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup> | PWD                                 |     |      | 3   | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Change vs. Temperature  |                                     |     | 5    |     | ps/°C   | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Propagation Delay Skew <sup>6</sup>   | t <sub>PSK</sub>                    |     |      | 22  | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Channel-to-Channel Matching,<br>Codirectional Channels <sup>7</sup>         | t <sub>PSKCD</sub>                  |     |      | 3   | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels   |
| Channel-to-Channel Matching, Opposing-<br>Directional Channels <sup>7</sup> | t <sub>PSKOD</sub>                  |     |      | 6   | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels   |
| For All Models  |                                     |     |      |     |         |  |
| Output Disable Propagation Delay<br>(High/Low to High Impedance)            | t <sub>PHZ</sub> , t <sub>PLH</sub> |     | 6    | 8   | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels   |
| Output Enable Propagation Delay (High Impedance to High/Low)                | t <sub>PZH</sub> , t <sub>PZL</sub> |     | 6    | 8   | ns      | C <sub>L</sub> = 15 pF, CMOS signal levels   |
| Output Rise/Fall Time (10% to 90%)  | t <sub>R</sub> /t <sub>F</sub>      |     | 2.5  |     | ns      | $C_L = 15 \text{ pF, CMOS signal levels}$  |
| Common-Mode Transient Immunity at<br>Logic High Output <sup>8</sup>         | СМн                                 | 25  | 35   |     | kV/μs   | $V_{lx} = V_{DD1}/V_{DD2}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V |
| Common-Mode Transient Immunity at<br>Logic Low Output <sup>8</sup>          | CM <sub>L</sub>                     | 25  | 35   |     | kV/μs   | $V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$<br>transient magnitude = 800 V      |
| Refresh Rate  | f <sub>r</sub>                      |     | 1.1  |     | Mbps    |  |
| Input Dynamic Supply Current per Channel <sup>9</sup>                       | I <sub>DDI (D)</sub>                |     | 0.10 |     | mA/Mbps |  |
| Output Dynamic Supply Current per Channel <sup>9</sup>                      | I <sub>DDO (D)</sub>                |     | 0.05 |     | mA/Mbps |  |

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

<sup>&</sup>lt;sup>2</sup>The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

<sup>&</sup>lt;sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>&</sup>lt;sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the V<sub>Ox</sub> signal.

<sup>&</sup>lt;sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>&</sup>lt;sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $<sup>^8</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8$  V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>&</sup>lt;sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

#### **PACKAGE CHARACTERISTICS**

Table 8.

| Parameter                                      | Symbol                | Min | Тур              | Max | Unit | Test Conditions             |
|--|-----------------------|-----|------------------|-----|------|-----------------------------|
| Resistance (Input to Output) <sup>1</sup>      | R <sub>I-O</sub>      |     | 10 <sup>12</sup> |     | Ω    |                             |
| Capacitance (Input to Output) <sup>1</sup>     | C <sub>I-O</sub>      |     | 2.2              |     | pF   | f = 1 MHz                   |
| Input Capacitance <sup>2</sup>                 | Cı                    |     | 4.0              |     | pF   |                             |
| IC Junction to Case Thermal Resistance, Side 1 | $\theta_{\text{JCI}}$ |     | 33               |     | °C/W | Thermocouple located at     |
| IC Junction to Case Thermal Resistance, Side 2 | θ <sub>JCO</sub>      |     | 28               |     | °C/W | center of package underside |

Device is considered a 2-terminal device; Pin 1, Pin 2, Pin 3, Pin 4, Pin 5, Pin 6, Pin 7, and Pin 8 are shorted together and Pin 9, Pin 10, Pin 11, Pin 12, Pin 13, Pin 14, Pin 15, and Pin 16 are shorted together.

#### **REGULATORY INFORMATION**

The ADuM1400/ADuM1401/ADuM1402 are approved by the organizations listed in Table 9. Refer to Table 14 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 9.

| UL   | CSA  | VDE   | CQC   | TÜV  |
|--|--|---|---|--|
| Recognized Under<br>UL 1577 Component<br>Recognition<br>Program <sup>1</sup> | Approved under<br>CSA Component<br>Acceptance Notice 5A  | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>2</sup> | Approved under CQC11-471543-2012  | Approved according to IEC 61010-1:2001 (2 <sup>nd</sup> Edition), EN 61010-1:2001 (2 <sup>nd</sup> Edition), UL 61010-1:2004, and CSA C22.2.61010.1:2005 |
| Single Protection,<br>2500 V rms Isolation<br>Voltage                        | Basic insulation per<br>CSA 60950-1-03 and<br>IEC 60950-1, 780 V rms<br>(1103 V peak) maximum<br>working voltage     | Reinforced insulation,<br>560 V peak  | Basic Insulation per<br>GB4943.1-2011, 415 V rms<br>(588 V peak) maximum<br>working voltage, tropical<br>climate, altitude ≤ 5000 m | Reinforced insulation, 400 V rms<br>maximum working voltage  |
|  | Reinforced insulation<br>per CSA 60950-1-03 and<br>IEC 60950-1, 390 V rms<br>(551 V peak) maximum<br>working voltage |   |   |  |
| File E214100   | File 205078  | File 2471900-4880-0001  | File CQC14001114900   | Certificate U8V 05 06 56232 002  |

¹ In accordance with UL 1577, each ADuM1400/ADuM1401/ADuM1402 is proof tested by applying an insulation test voltage ≥3000 V rms for 1 sec (current leakage detection limit = 5 μA).

### **INSULATION AND SAFETY RELATED SPECIFICATIONS**

Table 10.

| Parameter   | Symbol | Value     | Unit  | Conditions   |
|---|--------|-----------|-------|--|
| Rated Dielectric Insulation Voltage   |        | 2500      | V rms | 1-minute duration  |
| Minimum External Air Gap (Clearance)  | L(I01) | 7.8 min   | mm    | Measured from input terminals to output terminals, shortest distance through air   |
| Minimum External Tracking (Creepage)  | L(102) | 7.8 min   | mm    | Measured from input terminals to output terminals, shortest distance path along body   |
| Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance) | L(PCB) | 8.3 min   | mm    | Measured from input terminals to output terminals, shortest distance through air, and line of sight, in the PCB mounting plane |
| Minimum Internal Gap (Internal Clearance)                                   |        | 0.017 min | mm    | Insulation distance through insulation   |
| Tracking Resistance (Comparative Tracking Index)                            | CTI    | >400      | V     | DIN IEC 112/VDE 0303 Part 1  |
| Isolation Group   |        | II        |       | Material Group (DIN VDE 0110, 1/89, Table 1)   |

<sup>&</sup>lt;sup>2</sup> Input capacitance is from any input data pin to ground.

<sup>&</sup>lt;sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM1400/ADuM1401/ADuM1402 is proof tested by applying an insulation test voltage ≥1050 V peak for 1 sec (partial discharge detection limit = 5 pC). The asterisk (\*) marking branded on the component designates DIN V VDE V 0884-10 approval.

### DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marking on packages denotes DIN V VDE V 0884-10 approval.

Table 11.

| Description  | Conditions   | Symbol            | Characteristic | Unit   |
|--|--|-------------------|----------------|--------|
| Installation Classification per DIN VDE 0110             |  |                   |                |        |
| For Rated Mains Voltage ≤ 150 V rms                      |  |                   | I to IV        |        |
| For Rated Mains Voltage ≤ 300 V rms                      |  |                   | l to III       |        |
| For Rated Mains Voltage ≤ 400 V rms                      |  |                   | l to II        |        |
| Climatic Classification                                  |  |                   | 40/105/21      |        |
| Pollution Degree per DIN VDE 0110, Table 1               |  |                   | 2              |        |
| Maximum Working Insulation Voltage                       |  | V <sub>IORM</sub> | 560            | V peak |
| Input to Output Test Voltage, Method B1                  | $V_{IORM} \times 1.875 = V_{PR}$ , 100% production test, $t_m = 1$ sec, partial discharge < 5 pC | V <sub>PR</sub>   | 1050           | V peak |
| Input to Output Test Voltage, Method A                   | $V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ sec, partial discharge $< 5$ pC                      | $V_{PR}$          |                |        |
| After Environmental Tests Subgroup 1                     |  |                   | 896            | V peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ sec, partial discharge $< 5$ pC                      |                   | 672            | V peak |
| Highest Allowable Overvoltage                            | Transient overvoltage, $t_{TR} = 10$ seconds   | $V_{TR}$          | 4000           | V peak |
| Safety Limiting Values                                   | Maximum value allowed in the event of a failure (see Figure 4)                                   |                   |                |        |
| Case Temperature   |  | Ts                | 150            | °C     |
| Side 1 Current   |  | I <sub>S1</sub>   | 265            | mA     |
| Side 2 Current   |  | I <sub>S2</sub>   | 335            | mA     |
| Insulation Resistance at T <sub>S</sub>                  | $V_{IO} = 500  V$  | Rs                | >109           | Ω      |




Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN V VDE V 0884-10

#### RECOMMENDED OPERATING CONDITIONS

#### Table 12.

| Parameter  | Rating          |
|--|-----------------|
| Operating Temperature (T <sub>A</sub> ) <sup>1</sup>                   | -40°C to +105°C |
| Operating Temperature (T <sub>A</sub> ) <sup>2</sup>                   | -40°C to +125°C |
| Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>1,3</sup>  | 2.7 V to 5.5 V  |
| Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>2, 3</sup> | 3.0 V to 5.5 V  |
| Input Signal Rise and Fall Times                                       | 1.0 ms          |

 $<sup>^{\</sup>rm 1}$  Does not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

<sup>&</sup>lt;sup>2</sup> Applies to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

<sup>&</sup>lt;sup>3</sup> All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

### ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 13.

| Tuble 13.   |  |
|---|--|
| Parameter   | Rating   |
| Storage Temperature (T <sub>ST</sub> )  | −65°C to +150°C  |
| Ambient Operating Temperature (T <sub>A</sub> ) <sup>1</sup>  | −40°C to +105°C  |
| Ambient Operating Temperature (T <sub>A</sub> ) <sup>2</sup>  | −40°C to +125°C  |
| Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>3</sup>   | −0.5 V to +7.0 V   |
| Input Voltage (V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>ID</sub> , V <sub>E1</sub> , V <sub>E2</sub> ) <sup>3,4</sup> | $-0.5  \text{V}$ to $ \text{V}_{\text{DDI}} + 0.5  \text{V}$ |
| Output Voltage $(V_{OA}, V_{OB}, V_{OC}, V_{OD})^{3, 4}$  | $-0.5 \text{ V to V}_{DDO} + 0.5 \text{ V}$                  |
| Average Output Current per Pin <sup>5</sup>   |  |
| Side 1 (I <sub>01</sub> )   | −18 mA to +18 mA   |
| Side 2 (I <sub>O2</sub> )   | −22 mA to +22 mA   |
| Common-Mode Transients <sup>6</sup>   | –100 kV/μs to +100 kV/μs                                     |

<sup>&</sup>lt;sup>1</sup> Does not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 14. Maximum Continuous Working Voltage<sup>1</sup>

| Parameter                     | Max  | Unit   | Constraint   |  |
|-------------------------------|------|--------|--|--|
| AC Voltage, Bipolar Waveform  | 565  | V peak | 50-year minimum lifetime   |  |
| AC Voltage, Unipolar Waveform |      |        |  |  |
| Basic Insulation              | 1131 | V peak | Maximum approved working voltage per IEC 60950-1                   |  |
| Reinforced Insulation         | 560  | V peak | Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10 |  |
| DC Voltage                    |      |        |  |  |
| Basic Insulation              | 1131 | V peak | Maximum approved working voltage per IEC 60950-1                   |  |
| Reinforced Insulation         | 560  | V peak | Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10 |  |

 $<sup>^1</sup>$  Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

Table 15. Truth Table (Positive Logic)

| V <sub>ix</sub> Input <sup>1</sup> | V <sub>Ex</sub> Input <sup>1, 2</sup> | V <sub>DDI</sub> State <sup>1</sup> | V <sub>DDO</sub> State <sup>1</sup> | Vox Output <sup>1</sup> | Notes   |
|------------------------------------|---------------------------------------|-------------------------------------|-------------------------------------|-------------------------|---|
| Н                                  | H or NC                               | Powered                             | Powered                             | Н                       |   |
| L                                  | H or NC                               | Powered                             | Powered                             | L                       |   |
| Χ                                  | L                                     | Powered                             | Powered                             | Z                       |   |
| Χ                                  | H or NC                               | Unpowered                           | Powered                             | Н                       | Outputs return to the input state within 1 $\mu$ s of $V_{DDI}$ power restoration.  |
| Χ                                  | L                                     | Unpowered                           | Powered                             | Z                       |   |
| X                                  | Х                                     | Powered                             | Unpowered                           | Indeterminate           | Outputs return to the input state within 1 $\mu$ s of $V_{DDO}$ power restoration if the $V_{Ex}$ state is H or NC. Outputs return to a high impedance state within 8 ns of $V_{DDO}$ power restoration if the $V_{Ex}$ state is L. |

 $<sup>^1</sup>$   $V_{lx}$  and  $V_{0x}$  refer to the input and output signals of a given channel (A, B, C, or D).  $V_{Ex}$  refers to the output enable signal on the same side as the  $V_{0x}$  outputs.  $V_{DD0}$  and  $V_{DD0}$  refer to the supply voltages on the input and output sides of the given channel, respectively.

<sup>&</sup>lt;sup>2</sup> Applies to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

<sup>&</sup>lt;sup>3</sup> All voltages are relative to their respective ground.


<sup>&</sup>lt;sup>4</sup> V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

<sup>&</sup>lt;sup>5</sup> See Figure 4 for maximum rated current values for various temperatures.

<sup>&</sup>lt;sup>6</sup> This refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Ratings may cause latch-up or permanent damage.

<sup>&</sup>lt;sup>2</sup> In noisy environments, connecting V<sub>Ex</sub> to an external logic high or low is recommended.

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO  $\mathrm{GND_1}$  IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO  $\mathrm{GND_2}$  IS RECOMMENDED.

Figure 5. ADuM1400 Pin Configuration

Table 16. ADuM1400 Pin Function Descriptions

| Pin No. | Mnemonic         | Description   |
|---------|------------------|---|
| 1       | $V_{DD1}$        | Supply Voltage for Isolator Side 1.   |
| 2       | GND <sub>1</sub> | Ground 1. Ground reference for Isolator Side 1.   |
| 3       | VIA              | Logic Input A.  |
| 4       | V <sub>IB</sub>  | Logic Input B.  |
| 5       | V <sub>IC</sub>  | Logic Input C.  |
| 6       | $V_{\text{ID}}$  | Logic Input D.  |
| 7       | NC               | No Connect.   |
| 8       | GND₁             | Ground 1. Ground reference for Isolator Side 1.   |
| 9       | GND <sub>2</sub> | Ground 2. Ground reference for Isolator Side 2.   |
| 10      | V <sub>E2</sub>  | Output Enable 2. Active high logic input. $V_{OA}$ , $V_{OB}$ , $V_{OC}$ , and $V_{OD}$ outputs are enabled when $V_{E2}$ is high or disconnected. $V_{OA}$ , $V_{OB}$ , $V_{OC}$ , and $V_{OD}$ outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended. |
| 11      | $V_{\text{OD}}$  | Logic Output D.   |
| 12      | Voc              | Logic Output C.   |
| 13      | $V_{OB}$         | Logic Output B.   |
| 14      | Voa              | Logic Output A.   |
| 15      | GND <sub>2</sub> | Ground 2. Ground reference for Isolator Side 2.   |
| 16      | $V_{DD2}$        | Supply Voltage for Isolator Side 2.   |




\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO  ${\rm GND_1}$  IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO  ${\rm GND_2}$  IS RECOMMENDED.

Figure 6. ADuM1401 Pin Configuration

Table 17. ADuM1401 Pin Function Descriptions

| Pin No. | Mnemonic         | Description   |
|---------|------------------|---|
| 1       | $V_{DD1}$        | Supply Voltage for Isolator Side 1.   |
| 2       | GND <sub>1</sub> | Ground 1. Ground reference for Isolator Side 1.   |
| 3       | $V_{IA}$         | Logic Input A.  |
| 4       | $V_{IB}$         | Logic Input B.  |
| 5       | $V_{IC}$         | Logic Input C.  |
| 6       | $V_{OD}$         | Logic Output D.   |
| 7       | V <sub>E1</sub>  | Output Enable 1. Active high logic input. $V_{OD}$ output is enabled when $V_{E1}$ is high or disconnected. $V_{OD}$ is disabled when $V_{E1}$ is low. In noisy environments, connecting $V_{E1}$ to an external logic high or low is recommended.  |
| 8       | GND <sub>1</sub> | Ground 1. Ground reference for Isolator Side 1.   |
| 9       | GND <sub>2</sub> | Ground 2. Ground reference for Isolator Side 2.   |
| 10      | V <sub>E2</sub>  | Output Enable 2. Active high logic input. $V_{OA}$ , $V_{OB}$ , and $V_{OC}$ outputs are enabled when $V_{E2}$ is high or disconnected. $V_{OA}$ , $V_{OB}$ , and $V_{OC}$ outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended. |
| 11      | $V_{ID}$         | Logic Input D.  |
| 12      | Voc              | Logic Output C.   |
| 13      | $V_{OB}$         | Logic Output B.   |
| 14      | Voa              | Logic Output A.   |
| 15      | GND <sub>2</sub> | Ground 2. Ground reference for Isolator Side 2.   |
| 16      | $V_{DD2}$        | Supply Voltage for Isolator Side 2.   |



\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO  ${\rm GND_1}$  IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO  ${\rm GND_2}$  IS RECOMMENDED.

Figure 7. ADuM1402 Pin Configuration

Table 18. ADuM1402 Pin Function Descriptions

| Pin No. | Mnemonic         | Description Descriptions  |
|---------|------------------|---|
| 1       | V <sub>DD1</sub> | Supply Voltage for Isolator Side 1.   |
| 2       | GND₁             | Ground 1. Ground reference for Isolator Side 1.   |
| 3       | VIA              | Logic Input A.  |
| 4       | V <sub>IB</sub>  | Logic Input B.  |
| 5       | Voc              | Logic Output C.   |
| 6       | V <sub>OD</sub>  | Logic Output D.   |
| 7       | V <sub>E1</sub>  | Output Enable 1. Active high logic input. $V_{OC}$ and $V_{OD}$ outputs are enabled when $V_{E1}$ is high or disconnected. $V_{OC}$ and $V_{OD}$ outputs are disabled when $V_{E1}$ is low. In noisy environments, connecting $V_{E1}$ to an external logic high or low is recommended. |
| 8       | GND <sub>1</sub> | Ground 1. Ground reference for Isolator Side 1.   |
| 9       | GND <sub>2</sub> | Ground 2. Ground reference for Isolator Side 2.   |
| 10      | V <sub>E2</sub>  | Output Enable 2. Active high logic input. $V_{OA}$ and $V_{OB}$ outputs are enabled when $V_{E2}$ is high or disconnected. $V_{OA}$ and $V_{OB}$ outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended. |
| 11      | $V_{ID}$         | Logic Input D.  |
| 12      | V <sub>IC</sub>  | Logic Input C.  |
| 13      | V <sub>OB</sub>  | Logic Output B.   |
| 14      | Voa              | Logic Output A.   |
| 15      | GND <sub>2</sub> | Ground 2. Ground reference for Isolator Side 2.   |
| 16      | $V_{DD2}$        | Supply Voltage for Isolator Side 2.   |

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation




Figure 9. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 10. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 11. Typical ADuM1400 V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 12. Typical ADuM1400  $V_{DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 13. Typical ADuM1401 V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 14. Typical ADuM1401 V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 15. Typical ADuM1402 V<sub>DD1</sub> or V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 16. Propagation Delay vs. Temperature, C Grade

# APPLICATIONS INFORMATION PC BOARD LAYOUT

The ADuM1400/ADuM1401/ADuM1402 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 17). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for  $V_{\rm DD1}$  and between Pin 15 and Pin 16 for  $V_{\rm DD2}$ . The capacitor value should be between 0.01  $\mu F$  and 0.1  $\mu F$ . The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered, unless the ground pair on each package side is connected close to the package.





Figure 17. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the Absolute Maximum Ratings of the device, thereby leading to latch-up or permanent damage.

See the AN-1109 Application Note for board layout guidelines.

#### PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM1400/ADuM1401/ADuM1402 component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM1400/ADuM1401/ADuM1402 components operating under the same conditions.

# DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim$ 1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than  $\sim$ 1  $\mu$ s, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than about 5  $\mu$ s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 15) by the watchdog timer circuit.

The limitation on the magnetic field immunity of the ADuM1400/ADuM1401/ADuM1402 is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM1400/ADuM1401/ADuM1402 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt)\sum \prod r_n^2; n = 1, 2, \dots, N$$

where:

 $\beta$  is magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM1400/ADuM1401/ADuM1402 and an imposed requirement that the induced voltage be 50% at most of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 19.




Figure 19. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and has the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM1400/ADuM1401/ADuM1402 transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM1400/ADuM1401/ADuM1402 are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted, one would have to place a 0.5 kA current 5 mm away from the ADuM1400/ADuM1401/ADuM1402 to affect the operation of the component.




Figure 20. Maximum Allowable Current for Various Current-to-ADuM1400/ADuM1401/ADuM1402 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

#### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM1400/ADuM1401/ADuM1402 isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)}$$
  $f \le 0.5 f_r$   
 $I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$   $f > 0.5 f_r$ 

For each output channel, the supply current is given by

$$I_{DDO} = I_{DDO (Q)}$$
  $f \le 0.5 f_r$   
 $I_{DDO} = (I_{DDO (D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO (Q)}$   
 $f > 0.5 f_r$ 

#### where:

 $I_{DDI(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).

*f* is the input logic signal frequency (MHz); it is half of the input data rate expressed in units of Mbps.

 $f_r$  is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $V_{\rm DD1}$  and  $V_{\rm DD2}$  supply current, the supply currents for each input and output channel corresponding to  $V_{\rm DD1}$  and  $V_{\rm DD2}$  are calculated and totaled. Figure 8 and Figure 9 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides per-channel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 15 provide total  $V_{\rm DD1}$  and  $V_{\rm DD2}$  supply current as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

#### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM1400/ADuM1401/ADuM1402.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 14 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than a 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM1400/ADuM1401/ADuM1402 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 21, Figure 22, and Figure 23 illustrate these different isolation voltage waveforms, respectively.


Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower, which allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 14 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 22 or Figure 23 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 14.

Note that the voltage presented in Figure 22 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 24. 16-Lead Standard Small Outline Package [SOIC\_W] Wide Body (RW-16) Dimensions shown in millimeters and (inches)

#### **ORDERING GUIDE**

| Model <sup>1, 2, 3, 4</sup> | Number<br>of Inputs,<br>V <sub>DD1</sub> Side | Number of Inputs, V <sub>DD2</sub> Side | Maximum<br>Data Rate<br>(Mbps) | Maximum<br>Propagation<br>Delay, 5 V (ns) | Maximum Pulse Width Distortion (ns) | Temperature<br>Range | Package<br>Description  | Package<br>Option |
|-----------------------------|---|---|--------------------------------|---|-------------------------------------|----------------------|-------------------------|-------------------|
| ADuM1400ARW                 | 4   | 0                                       | 1                              | 100                                       | 40                                  | -40°C to +105°C      | 16-Lead SOIC W          | RW-16             |
| ADuM1400BRW                 | 4   | 0                                       | 10                             | 50  | 3                                   | -40°C to +105°C      | 16-Lead SOIC W          | RW-16             |
| ADuM1400CRW                 | 4   | 0                                       | 90                             | 32  | 2                                   | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1400ARWZ                | 4   | 0                                       | 1                              | 100                                       | 40                                  | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1400BRWZ                | 4   | 0                                       | 10                             | 50  | 3                                   | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1400CRWZ                | 4   | 0                                       | 90                             | 32  | 2                                   | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1400WSRWZ               | 4   | 0                                       | 1                              | 100                                       | 40                                  | -40°C to +125°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1400WTRWZ               | 4   | 0                                       | 10                             | 34  | 3                                   | -40°C to +125°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1401ARW                 | 3   | 1                                       | 1                              | 100                                       | 40                                  | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1401BRW                 | 3   | 1                                       | 10                             | 50  | 3                                   | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1401CRW                 | 3   | 1                                       | 90                             | 32  | 2                                   | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1401ARWZ                | 3   | 1                                       | 1                              | 100                                       | 40                                  | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1401BRWZ                | 3   | 1                                       | 10                             | 50  | 3                                   | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1401CRWZ                | 3   | 1                                       | 90                             | 32  | 2                                   | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1401WSRWZ               | 3   | 1                                       | 1                              | 100                                       | 40                                  | -40°C to +125°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1401WTRWZ               | 3   | 1                                       | 10                             | 34  | 3                                   | -40°C to +125°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1402ARW                 | 2   | 2                                       | 1                              | 100                                       | 40                                  | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1402BRW                 | 2   | 2                                       | 10                             | 50  | 3                                   | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1402CRW                 | 2   | 2                                       | 90                             | 32  | 2                                   | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1402ARWZ                | 2   | 2                                       | 1                              | 100                                       | 40                                  | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1402BRWZ                | 2   | 2                                       | 10                             | 50  | 3                                   | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1402CRWZ                | 2   | 2                                       | 90                             | 32  | 2                                   | -40°C to +105°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1402WSRWZ               | 2   | 2                                       | 1                              | 100                                       | 40                                  | -40°C to +125°C      | 16-Lead SOIC_W          | RW-16             |
| ADuM1402WTRWZ               | 2   | 2                                       | 10                             | 34  | 3                                   | -40°C to +125°C      | 16-Lead SOIC_W          | RW-16             |
| EVAL-ADuMQSEBZ              |   |   |                                |   |                                     |                      | <b>Evaluation Board</b> |                   |

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

 $<sup>^{2}</sup>$  W = Qualified for Automotive Applications.

<sup>&</sup>lt;sup>3</sup> Tape and reel are available. The addition of an -RL suffix designates a 13" (1,000 units) tape and reel option.

<sup>&</sup>lt;sup>4</sup> No tape and reel option is available for the ADuM1400CRW or ADuM1402BRW models.

### **Data Sheet**

# ADuM1400/ADuM1401/ADuM1402

#### **AUTOMOTIVE PRODUCTS**

The ADuM1400W/ADuM1401W/ADuM1402W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.