

## LMH0074 SMPTE 259M / 344M Adaptive Cable Equalizer

Check for Samples: [LMH0074](#)


### FEATURES

- SMPTE 259M and SMPTE 344M Compliant
- Supports DVB-ASI at 270 Mbps
- Data Rates: 125 Mbps to 540 Mbps
- Equalizes up to 400 Meters of Belden 1694A at 270 Mbps
- Manual Bypass and Output Mute with a Programmable Threshold
- Single-Ended or Differential Input
- 50Ω Differential Outputs
- Single 3.3V Supply Operation
- Industrial Temperature Range: -40°C to +85°C
- 208mW Typical Power Consumption with 3.3V Supply
- Footprint Compatible with the LMH0044 and the GS9074A

### APPLICATIONS

- SMPTE 259M and SMPTE 344M Serial Digital Interfaces
- Serial Digital Data Equalization and Reception
- Data Recovery Equalization

### Typical Application



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Supply Voltage	-0.5V to 3.6V
Input Voltage (all inputs)	-0.3V to $V_{CC}+0.3V$
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (Soldering 4 Sec)	+260°C
Package Thermal Resistance $\theta_{JA}$ 16-pin WQFN $\theta_{JC}$ 16-pin WQFN	+43°C/W +9°C/W
ESD Rating (HBM)	8kV
ESD Rating (MM)	250V

(1) "Absolute Maximum Ratings" are those parameter values beyond which the life and operation of the device cannot be ensured. The stating herein of these maximums shall not be construed to imply that the device can or should be operated at or beyond these values. The table of "Electrical Characteristics" specifies acceptable device operating conditions.

## RECOMMENDED OPERATING CONDITIONS

Supply Voltage ( $V_{CC} - V_{EE}$ )	3.3V $\pm 5\%$
Input Coupling Capacitance	1.0 $\mu F$
AEC Capacitor (Connected between AEC+ and AEC-)	1.0 $\mu F$
Operating Free Air Temperature ( $T_A$ )	-40°C to +85°C

## DC ELECTRICAL CHARACTERISTICS

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified<sup>(1)(2)</sup>.

Parameter	Test Conditions	Reference	Min	Typ	Max	Units
$V_{CMIN}$	Input Common Mode Voltage	SDI, $\overline{SDI}$		1.9		V
$V_{SDI}$	Input Voltage Swing		720	800	950	$mV_{P-P}$
$V_{CMOUT}$	Output Common Mode Voltage	SDO, $\overline{SDO}$	$V_{CC} - V_{SDO}/2$			V
$V_{SDO}$	Output Voltage Swing		750			$mV_{P-P}$
	MUTE <sub>REF</sub> DC Voltage (floating)	MUTE <sub>REF</sub>		1.3		V
	MUTE <sub>REF</sub> Range			0.7		V
	$\overline{CD}$ Output Voltage	$\overline{CD}$	2.6			V
	Carrier present				0.4	V
	MUTE Input Voltage	MUTE	3.0			V
	Max to force outputs active				0.8	V
$I_{CC}$	Supply Current	See <sup>(5)</sup>		63	77	mA

(1) Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are stated referenced to  $V_{EE} = 0$  Volts.

(2) Typical values are stated for  $V_{CC} = +3.3V$  and  $T_A = +25^\circ C$ .

(3) Specification is ensured by characterization.

(4) The maximum input voltage swing assumes a nonstressing, DC-balance signal; specifically, the SMPTE-recommended color bar test signal. Pathological or other stressing signals may not be used. This specification is for 0m cable only.

(5) Supply current depends on the amount of cable being equalized. The current is highest for short cable and decreases as the cable length is increased. Refer to [Figure 2](#).

## AC ELECTRICAL CHARACTERISTICS

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified<sup>(1)</sup>.

Parameter		Test Conditions	Reference	Min	Typ	Max	Units
BR <sub>MIN</sub>	Minimum Input Data Rate		SDI, $\overline{\text{SDI}}$		125		Mbps
BR <sub>MAX</sub>	Maximum Input Data Rate					540	Mbps
	Jitter for various Cable Lengths (with equalizer pathological)	270 Mbps, Belden 1694A, 400 meters <sup>(2)</sup>			0.2		UI
		270 Mbps, Belden 8281, 280 meters <sup>(2)</sup>			0.2		UI
t <sub>r</sub> , t <sub>f</sub>	Output Rise Time, Fall Time	20% – 80% <sup>(2)</sup>	SDO, $\overline{\text{SDO}}$		100	220	ps
	Mismatch in Rise/Fall Time	See <sup>(2)</sup>			2	15	ps
t <sub>os</sub>	Output Overshoot	See <sup>(2)</sup>			1	5	%
R <sub>OUT</sub>	Output Resistance	Single-ended <sup>(3)</sup>			50		$\Omega$
R <sub>LIN</sub>	Input Return Loss	See <sup>(4)</sup>	SDI, $\overline{\text{SDI}}$	15	18-20		dB
R <sub>IN</sub>	Input Resistance	Single-ended			1.3		k $\Omega$
C <sub>IN</sub>	Input Capacitance	Single-ended <sup>(3)</sup>			1		pF


(1) Typical values are stated for V<sub>CC</sub> = +3.3V and T<sub>A</sub> = +25°C.

(2) Specification is ensured by characterization.

(3) Specification is ensured by design.

(4) Input return loss is dependent on board design. The LMH0074 meets this specification on the SD074 evaluation board from 5MHz to 1.5GHz.

## CONNECTION DIAGRAM




**Figure 1. 16-Pin WQFN Package**  
See Package Number RUM0016A

### Pin Descriptions

Pin	Name	Description
1	V <sub>EE</sub>	Negative power supply (ground).
2	SDI	Serial data true input.
3	SDI	Serial data complement input.
4	V <sub>EE</sub>	Negative power supply (ground).
5	AEC+	AEC loop filter external capacitor (1 $\mu$ F) positive connection.
6	AEC-	AEC loop filter external capacitor (1 $\mu$ F) negative connection.
7	BYPASS	Bypasses equalization and DC restoration when high. No equalization occurs in this mode.
8	MUTE <sub>REF</sub>	Mute reference. Sets the threshold for $\overline{CD}$ and (with $\overline{CD}$ tied to MUTE) determines the maximum cable to be equalized before muting. MUTE <sub>REF</sub> may be unconnected for maximum equalization.
9	V <sub>EE</sub>	Negative power supply (ground).
10	SDO	Serial data complement output.
11	SDO	Serial data true output.
12	V <sub>EE</sub>	Negative power supply (ground).
13	V <sub>CC</sub>	Positive power supply (+3.3V).
14	MUTE	Output mute. To disable the mute function and enable the output, MUTE must be tied to GND or a low level signal. To force the outputs to a muted state, tie to V <sub>CC</sub> . $\overline{CD}$ may be tied to this pin to inhibit the output when no input signal is present. MUTE has no function in BYPASS mode.
15	$\overline{CD}$	Carrier detect. $\overline{CD}$ is high when no signal is present. $\overline{CD}$ has no function in BYPASS mode.
16	V <sub>CC</sub>	Positive power supply (+3.3V).
DAP	V <sub>EE</sub>	Connect exposed DAP to negative power supply.

## Block Diagram



## DEVICE OPERATION

### BLOCK DESCRIPTION

The **Equalizer Filter** block is a multi-stage adaptive filter. If Bypass is high, the equalizer filter is disabled.

The **DC Restoration / Level Control** block receives the differential signals from the equalizer filter block. This block incorporates a self-biasing DC restoration circuit to fully DC restore the signals. If Bypass is high, this function is disabled.

The signals before and after the DC Restoration / Level Control block are used to generate the **Automatic Equalization Control (AEC)** signal. This control signal sets the gain and bandwidth of the equalizer filter. The loop response in the AEC block is controlled by an external 1 $\mu$ F capacitor placed across the AEC+ and AEC- pins.

The **Carrier Detect / Mute** block generates the carrier detect signal and controls the mute function of the output. This block utilizes the **CD** and **MUTE** signals along with **Mute Reference (MUTE<sub>REF</sub>)**.

The **Output Driver** produces SDO and SDŌ.

### MUTE REFERENCE (MUTE<sub>REF</sub>)

The mute reference sets the threshold for **CD** and (with **CD** tied to **MUTE**) determines the amount of cable to equalize before automatically muting the outputs. This is set by applying a voltage inversely proportional to the length of cable to equalize. As the applied MUTE<sub>REF</sub> voltage is increased, the amount of cable that can be equalized before carrier detect is de-asserted and the outputs are muted is decreased. MUTE<sub>REF</sub> may be left unconnected for maximum equalization before muting.

### CARRIER DETECT (CD) AND MUTE

Carrier detect **CD** indicates if a valid signal is present at the LMH0074 input. If MUTE<sub>REF</sub> is used, the carrier detect threshold will be altered accordingly. **CD** provides a high voltage when no signal is present at the LMH0074 input. **CD** is low when a valid input signal is detected.

MUTE can be used to manually mute or enable SDO and SDŌ. Applying a high input to MUTE will mute the LMH0074 outputs. Applying a low input will force the outputs to be active.

CD and MUTE may be tied together to automatically mute the output when no input signal is present.

## INPUT INTERFACING

The LMH0074 accepts either differential or single-ended input. The input must be AC coupled. Transformer coupling is not supported.

The LMH0074 correctly handles equalizer pathological signals for standard definition serial digital video, as described in SMPTE RP 178.

## OUTPUT INTERFACING

The SDO and  $\overline{\text{SDO}}$  outputs are internally loaded with  $50\Omega$ . They produce a  $750 \text{ mV}_{\text{P-P}}$  differential output, or a  $375 \text{ mV}_{\text{P-P}}$  single-ended output.


## APPLICATION INFORMATION

### PCB LAYOUT RECOMMENDATIONS

Refer to the following Application Note on TI's website: [AN-1372, "LMH0034 PCB Layout Techniques."](#) The PCB layout techniques in the application note apply to the LMH0074 as well.

### SUPPLY CURRENT VS. CABLE LENGTH

The supply current ( $I_{CC}$ ) depends on the amount of cable being equalized. The current is highest for short cable and decreases as the cable length is increased. [Figure 2](#) shows supply current vs. Belden 1694A cable length for 270 Mbps data.



**Figure 2. Supply Current vs. Belden 1694A Cable Length, 270 Mbps**

## REVISION HISTORY

Changes from Revision C (April 2013) to Revision D	Page
• Changed layout of National Data Sheet to TI format .....	7

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMH0074SQ/NOPB	Active	Production	WQFN (RUM)   16	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	L074
LMH0074SQ/NOPB.A	Active	Production	WQFN (RUM)   16	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	L074
LMH0074SQ/NOPB.B	Active	Production	WQFN (RUM)   16	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	L074
LMH0074SQE/NOPB	Active	Production	WQFN (RUM)   16	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	L074
LMH0074SQE/NOPB.A	Active	Production	WQFN (RUM)   16	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	L074

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH0074SQ/NOPB	WQFN	RUM	16	1000	177.8	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LMH0074SQE/NOPB	WQFN	RUM	16	250	177.8	12.4	4.3	4.3	1.3	8.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH0074SQ/NOPB	WQFN	RUM	16	1000	208.0	191.0	35.0
LMH0074SQE/NOPB	WQFN	RUM	16	250	208.0	191.0	35.0


# PACKAGE OUTLINE

RUM0016A



WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

## EXAMPLE BOARD LAYOUT


**RUM0016A**

## **WQFN - 0.8 mm max height**

#### PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



4214998/A 11/2021

#### NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
  5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

**RUM0016A**

## **WQFN - 0.8 mm max height**

## PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 20X**

EXPOSED PAD 17  
78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4214998/A 11/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated