

Transistor, NPN

T0-3



Description:

The 2N6547 transistor is designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for 115 and 220V line operated switch-mode applications.

Features:

- High temperature performance specified for:
 - Reversed biased SOA with inductive loads.
 - Switching time with inductive loads.
 - Saturation voltages.
 - Leakage currents.

Applications:

Switching regulators.
PWM inverters and motor controls.
Solenoid and relay drivers.
Deflection circuits.

Maximum Ratings

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(SUS)}$	400	V DC
Collector-Emitter Voltage	$V_{CEX(SUS)}$	450	
Collector-Emitter Voltage	V_{CEV}	850	
Emitter-Base Voltage	V_{EB}	9	
Collector Current - Continuous - Peak	I_C I_{CM}	15 30	A DC
Base Current - Continuous - Peak	I_B I_{BM}	10 20	
Emitter Current - Continuous - Peak	I_E I_{EM}	25 35	
Total Power Dissipation at $T_C = 25^\circ\text{C}$ at $T_C = 100^\circ\text{C}$ Derate above 25°C	P_D	175 100 1	W W/°C
Operating and Storage Junction Temperature Range	$T_J T_{stg}$	-65 to +200	°C

Thermal Characteristics

Characteristics	Symbol	Max.	Unit
Thermal Resistance Junction to Case	$R_{\theta JC}$	1	°C/W
Max. Lead Temperature for Soldering Purposes 1/8" from Case for 5 Seconds	T_L	275	°C

Transistor, NPN

T0-3



Electrical Characteristics (TC = 25°C unless otherwise noted)

Characteristic	Symbol	Min.	Max.	Unit
Off Characteristics (1)				
Collector-Emitter Sustaining Voltage (I _C = 100mA, I _B = 0)	V _{EO (sus)}	400	-	V DC
Collector-Emitter Sustaining Voltage (I _C = 8A, V _{clamp} = Rated V _{CEX} , T _C = 100°C) (I _C = 15A, V _{clamp} = Rated V _{CEO} = 100V, T _C = 100°C)	V _{CEX (sus)}	450 300	-	
Collector Cut off Current (V _{CEV} = Rated Value, V _{BE (off)} = 1.5V DC) (V _{CEV} = Rated Value, V _{BE (off)} = 1.5V DC, T _C = 100°C)	I _{CEV}	-	1 4	mA DC
Collector Cut off Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50Ω, T _C = 100°C)	I _{CER}	-	5	
Emitter Cut off Current (V _{EB} = 9V DC, I _C = 0)	I _{ERO}	-	1	
Second Breakdown				
Second Breakdown Collector Current with Base Forward Biased t = 1s (Non-repetitive) (V _{CE} = 100V DC)	I _{S/b}	0.2	-	A DC
On Characteristic (1)				
DC Current Gain (I _C = 5A DC, V _{CE} = 2V DC) (I _C = 10A DC, V _{CE} = 2V DC)	h _{FE}	12 6	60 30	-
Collector-Emitter Saturation Voltage (I _C = 10A DC, I _B = 2A DC) (I _C = 15A DC, I _B = 3A DC) (I _C = 10A DC, I _B = 2A DC, T _C = 100°C)	V _{CE (sat)}	-	1.5 5 2.5	V DC
Base-Emitter Saturation Voltage (I _C = 10A DC, I _B = 2A DC) (I _C = 10A DC, I _B = 2A DC, T _C = 100°C)	V _{BE (sat)}	-	1.6	
Dynamic Characteristics				
Current-Gain-Bandwidth Product (I _C = 500mA DC, V _{CE} = 10V DC, f _{test} = 1MHz)	f _T	6	28	MHz
Output Capacitance (V _{CB} = 10V DC, I _E = 0, f _{test} = 1MHz)	C _{ob}	125	500	pF

Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2%.





Transistor, NPN TO-3



Switching Characteristics

Resistive Load					
Delay Time	(V _{CC} = 250V, I _C = 10A, I _{B1} = I _{B2} = 2A, t _p = 100μS, Duty Cycle ≤2%	t _d	-	0.05	μs
Rise Time		t _r	-	1	
Storage Time		t _s	-	4	
Fall Time		t _f	-	0.7	
Inductive Load, Clamped					
Storage Time	(I _C = 10A (pk), V _{clamp} = Rated V _{CEX} , I _{B1} = 2A, V _{BE (off)} = 5V DC, T _C = 100°C)	t _s	-	5	μs
Fall Time		t _f	-	1.5	
Storage Time	(I _C = 10A (pk), V _{clamp} = Rated V _{CEX} , I _{B1} = 2A, V _{BE (off)} = 5V DC, T _C = 25°C)	t _s	Typical 2		μs
Fall Time		t _f	Typical 0.09		


Typical Electrical Characteristics




Transistor, NPN TO-3




Turn-On Time




Turn-Off Time




Forward Bias Safe Operating Area



Reverse Bias Safe Operating Area



Power Derating




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data is based on $T_C = 25^\circ C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown may be found at any case temperature by using the appropriate curve. $T_{J(pk)}$ may be calculated from the data. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.






Transistor, NPN TO-3



Dimensions

TO-204 (TO-3)



Dim.	Min.	Max.
A	1.55 (39.37)	Reference
B	-	1.05 (26.67)
C	0.25 (6.35)	0.335 (8.51)
D	0.038 (0.97)	0.043 (1.09)
E	0.055 (1.4)	0.07 (1.77)
G	0.43 (10.92)	BSC
H	0.215 (5.46)	BSC
K	0.44 (11.18)	0.48 (12.19)
L	0.665 (16.89)	BSC
N	-	0.83 (21.08)
Q	0.151 (3.84)	0.165 (4.19)
U	1.187 (30.15)	BSC
V	0.131 (3.33)	0.188 (4.77)

Dimensions : Inches (Millimetres)

Pin Configuration

- Pin 1. Base
2. Emitter
Collector (Case)

Part Number Table

Description	Part Number
Transistor, NPN, TO-3	2N6547

Important Notice : This data sheet and its contents (the "Information") belong to the members of the Premier Farnell group of companies (the "Group") or are licensed to it. No licence is granted for the use of it other than for information purposes in connection with the products to which it relates. No licence of any intellectual property rights is granted. The Information is subject to change without notice and replaces all data sheets previously supplied. The Information supplied is believed to be accurate but the Group assumes no responsibility for its accuracy or completeness, any error in or omission from it or for any use made of it. Users of this data sheet should check for themselves the Information and the suitability of the products for their purpose and not make any assumptions based on information included or omitted. Liability for loss or damage resulting from any reliance on the Information or use of it (including liability resulting from negligence or where the Group was aware of the possibility of such loss or damage arising) is excluded. This will not operate to limit or restrict the Group's liability for death or personal injury resulting from its negligence. Multicomp is the registered trademark of the Group. © Premier Farnell plc 2012.